National Semiconductor

May 1995

LMC6681 Single/LMC6682 Dual/LMC6684 Quad Low Voltage, Rail-To-Rail Input and Output CMOS Amplifier with Powerdown

General Description

The LMC6681/2/4 is a high performance operational amplifier which can operate over a wide range of supply voltages, with guaranteed specifications at 1.8V, 2.2V, 3V, 5V, and 10V.

The LMC6681/2/4 provides an input common-mode voltage range that exceeds both supplies. The rail-to-rail output swing of the amplifier assures maximum dynamic signal range. This rail-to-rail performance of the amplifier, combined with its high open-loop voltage gain makes it unique among CMOS rail-to-rail amplifiers. The LMC6681/2/4 is an excellent choice for circuits where the common-mode voltage range is a concern.

The LMC6681/2/4 has a powerdown mode which can be controlled externally. In this powerdown mode, the supply current decreases from 700 μA per amplifier to less than 1 μA per amplifier. The LMC6684 has two powerdown options. Each of the powerdown pins disables two amplifiers.

The LMC6681/2/4 has been designed specifically to improve system performance in low voltage applications. The amplifier's 80 fA input current, 0.5 mV offset voltage, and 82 dB CMRR maintain accuracy in battery-powered systems.

Features (Typical unless otherwise noted)

- Guaranteed Specs at 1.8V, 2.2V, 3V, 5V, 10V
- Rail-to-Rail Input Common-Mode Voltage Range
- Rail-to-Rail Output Swing
  (within 10 mV of supply rail, @ $V_S = 3V$ and $R_L = 10$ kΩ)
- Powerdown Mode $I_{S\,OFF} \leq 1.5$ μA/Amplifier
  (Guaranteed at $V_S = 1.8V, 2.2V, 3V,$ and 5V)
- Ultra Low Input Current   80 fA
- High Voltage Gain ($V_S = 3V, R_L = 10$ kΩ)   120 dB
- Unity Gain Bandwidth   1.2 MHz

Applications

- Battery Operated Circuits
- Sensor Amplifiers
- Portable Communication Devices
- Medical Instrumentation
- Battery Monitoring Circuits
- Level Detectors, Sample-and-Hold Circuits

Connection Diagrams

8-Pin DIP/SO

TL/H/12042–1

Top View

14-Pin DIP/SO

TL/H/12042–2

Top View

16-Pin DIP/SO

TL/H/12042–3

Top View

Ordering Information

Package	Temperature Range Industrial, −40°C to +85°C	NSC Drawing	Transport Media
8-Pin Molded DIP	LMC6681AIN, LMC6681BIN	N08E	Rails
8-Pin Small Outline	LMC6681AIM, LMC6681BIM	M08A	Rails
	LMC6681AIMX, LMC6681B1MX	M08A	Tape and Reel
14-Pin Molded DIP	LMC6682AIN, LMC6682BIN	N14A	Rails
14-Pin Small Outline	LMC6682AIM, LMC6682BIM	M14A	Rails
	LMC6682AIMX, LMC6682BIMX	M14A	Tape and Reel
16-Pin Molded DIP	LMC6684AIN, LMC6684BIN	N16A	Rails
16-Pin Small Outline	LMC6684AIM, LMC6684BIM	M16A	Rails
	LMC6684AIMX, LMC6684BIMX	M16A	Tape and Reel

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 2)	2 kV
Differential Input Voltage	±Supply Voltage
Voltage at Input/Output Pin	$(V^+) + 0.3V$, $(V^-) - 0.3V$
Supply Voltage $(V^+ - V^-)$	12V
Current at Input Pin (Note 11)	±5 mA
Current at Output Pin (Note 3)	±30 mA
Current at Power Supply Pin	35 mA
Lead Temp. (soldering, 10 sec.)	260°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature (Note 4)	150°C

Operating Ratings (Note 1)

Supply Voltage	$1.8V \leq V_S \leq 10V$
Junction Temperature Range	
LMC6681AI, LMC6681BI	$-40°C \leq T_J \leq +85°C$
LMC6682AI, LMC6682BI	$-40°C \leq T_J \leq +85°C$
LMC6684AI, LMC6684BI	$-40°C \leq T_J \leq +85°C$
Thermal Resistance (θ_{JA})	
N Package, 8-pin Molded DIP	108°C/W
M Package, 8-pin Surface Mount	172°C/W
N Package, 14-pin Molded DIP	88°C/W
M Package, 14-pin Surface Mount	126°C/W
N Package, 16-pin Molded DIP	83°C/W
M Package, 16-pin Surface Mount	114°C/W

3V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25°C$, $V^+ = 3.0V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, $V_{PD} = 0.6V$ and $R_L > 1$ MΩ. **Boldface** limits apply at the temperature extremes (Note 16).

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6681AI LMC6682AI LMC6684AI Limit (Note 6)	LMC6681BI LMC6682BI LMC6684BI Limit (Note 6)	Units
V_{OS}	Input Offset Voltage		0.5	1 **2.5**	3 **4.5**	mV max
TCV_{OS}	Input Offset Voltage Average Drift		1.5			µV/°C
I_B	Input Current	(Note 12)	0.08	**20**	**20**	pA max
I_{OS}	Input Offset Current	(Note 12)	0.04	**10**	**10**	pA max
R_{IN}	Input Resistance		>1			Tera Ω
C_{IN}	Input Capacitance		3			pF
CMRR	Common Mode Rejection Ratio	(Note 13)	82	70 **65**	65 **62**	dB min
PSRR	Power Supply Rejection Ratio	$\pm1.5V \leq V_S \leq \pm2.5V$ $V_O = V^+/2 = V_{CM}$	82	70 **65**	65 **62**	dB min
V_{CM}	Input Common Mode Voltage Range	CMRR > 50 dB	3.23	3.18 **3.00**	3.18 **3.00**	V min
			−0.3	−0.18 **0.00**	−0.18 **0.00**	V max
A_V	Large Signal Voltage Gain	$R_L = 600Ω$ (Notes 7, 12)	70	10	10	V/mV
		$R_L = 10$ kΩ (Notes 7, 12)	1000	12	12	V/mV

2

3V DC Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for T_J = 25°C, V^+ = 3.0V, V^- = 0V, V_{CM} = V_O = V^+/2, V_{PD} = 0.6V and R_L > 1 MΩ. **Boldface** limits apply at the temperature extremes (Note 16).

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6681AI LMC6682AI LMC6684AI Limit (Note 6)	LMC6681BI LMC6682BI LMC6684BI Limit (Note 6)	Units
V_O	Output Swing	R_L = 600Ω to V^+/2	2.87	2.70 **2.58**	2.70 **2.58**	V min
			0.15	0.3 **0.42**	0.3 **0.42**	V max
		R_L = 2 kΩ to V^+/2	2.95	2.85 **2.79**	2.85 **2.79**	V min
			0.05	0.15 **0.21**	0.15 **0.21**	V max
		R_L = 10 kΩ to V^+/2	2.99	2.94 **2.91**	2.94 **2.91**	V min
			0.01	0.04 **0.05**	0.04 **0.05**	V max
I_{SC}	Output Short Circuit Current	Sourcing, V_O = 0V	20	9.0 **6.7**	9.0 **6.7**	mA min
		Sinking, V_O = 3V	12	6.0 **4.5**	6.0 **4.5**	mA min
$I_{S\ ON}$	Supply Current when Powered ON	Single, LMC6681 V_{CM} = 1.5V	0.7	1.13 **1.36**	1.13 **1.36**	mA max
		Dual, LMC6682 V_{CM} = 1.5V	1.4	2.26 **2.75**	2.26 **2.75**	mA max
		Quad, LMC6684 V_{CM} = 1.5V	2.8	4.52 **5.42**	4.52 **5.42**	mA max
$I_{S\ OFF}$	Supply Current when Powered OFF	Single, LMC6681 V_{PD} = 2.3V	0.5	1.5 **2.1**	1.5 **2.1**	μA max
		Dual, LMC6682 V_{PD} = 2.3V	0.5	1.5 **2.1**	1.5 **2.1**	μA max
		Quad, LMC6684 V_{PD} = 2.3V	1.0	3.0. **4.2**	3.0 **4.2**	μA max

1.8V and 2.2V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25°C$, $V^+ = 1.8V$ and 2.2V, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, $V_{PD} = 0.4V$ (@ 2.2V), $V_{PD} = 0.3V$ (@ 1.8V) and $R_L > 1$ MΩ. **Boldface** limits apply at the temperature extremes (Note 16).

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6681AI LMC6682AI LMC6684AI Limit (Note 6)	LMC6681BI LMC6682BI LMC6684BI Limit (Note 6)	Units
V_{OS}	Input Offset Voltage	$V^+ = 1.8V$, $V_{CM} = 1.5V$	0.5	3	10	mV max
		$V^+ = 2.2V$, $V_{CM} = 1.5V$	0.5	2 **3.8**	6 **7.8**	mV max
TCV_{OS}	Input Offset Voltage Average Drift	$V^+ = 2.2V$	1.5			µV/°C
I_B	Input Current	$V^+ = 2.2V$ (Note 12)	0.08	**20**	**20**	pA max
I_{OS}	Input Offset Current	$V^+ = 2.2V$ (Note 12)	0.04	**10**	**10**	pA max
CMRR	Common Mode Rejection Ratio	$V^+ = 2.2V$ (Note 13)	82	60	60	dB min
		$V^+ = 1.8V$ (Note 13)	82	50	50	dB min
PSRR	Power Supply Rejection Ratio	$\pm1.1V \leq V_S \leq \pm5V$, $V_O = V^+/2 = V_{CM}$	82	70 **65**	65 **62**	dB min
V_{CM}	Input Common Mode Voltage Range	$V^+ = 2.2V$ CMRR > 40 dB	2.38	2.2	2.2	V min
			−0.15	0.0	0.0	V max
		$V^+ = 1.8V$ CMRR > 40 dB	1.98	1.8	1.8	V min
			−0.10	0.0	0.0	V max
V_O	Output Swing	$V^+ = 2.2V$ $R_L = 2$ kΩ to $V^+/2$	2.15	2.0 **1.88**	2.0 **1.88**	V min
			0.05	0.2 **0.32**	0.2 **0.32**	V max
		$V^+ = 1.8V$ $R_L = 2$ kΩ to $V^+/2$	1.75	1.6 **1.44**	1.6 **1.44**	V min
			0.05	0.2 **0.32**	0.2 **0.32**	V max
$I_{S ON}$	Supply Current when Powered ON	Single, LMC6681 $V_{CM} = 1.5V$	0.7	1.1 **1.32**	1.1 **1.32**	mA max
		Dual, LMC6682 $V_{CM} = 1.5V$	1.4	2.2 **2.7**	2.2 **2.7**	mA max
		Quad, LMC6684 $V_{CM} = 1.5V$	2.8	4.4 **5.3**	4.4 **5.3**	mA max
$I_{S OFF}$	Supply Current when Powered OFF	Single, LMC6681 $V_{PD} = 1.5V$	0.5	1.5 **2.7**	1.5 **2.7**	µA max
		Dual, LMC6682 $V_{PD} = 1.5V$	0.5	1.5 **2.7**	1.5 **2.7**	µA max
		Quad, LMC6684 $V_{PD} = 1.5V$	1.0	3.0 **5.4**	3.0 **5.4**	µA max

4

5V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25°C$, $V^+ = 5.0V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, $V_{PD} = 0.9V$ and $R_L > 1 M\Omega$. **Boldface** limits apply at the temperature extremes (Note 16).

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6681AI LMC6682AI LMC6684AI Limit (Note 6)	LMC6681BI LMC6682BI LMC6684BI Limit (Note 6)	Units
V_{OS}	Input Offset Voltage	$V_{CM} = 1.5V$	0.5	1 **2.5**	3 **4.5**	mV max
TCV_{OS}	Input Offset Voltage Average Drift		1.5			$\mu V/°C$
I_B	Input Current	(Note 12)	0.08	**20**	**20**	pA max
I_{OS}	Input Offset Current	(Note 12)	0.04	**10**	**10**	pA max
R_{IN}	Input Resistance		>1			Tera Ω
C_{IN}	Input Capacitance		3			pF
CMRR	Common Mode Rejection Ratio	(Note 13)	82	70 **65**	65 **62**	dB min
PSRR	Power Supply Rejection Ratio	$\pm 1.5V \leq V_S \leq \pm 2.5V$ $V_O = V^+/2 = V_{CM}$	82	70 **65**	65 **62**	dB min
V_{CM}	Input Common Mode Voltage Range	CMRR > 50 dB	5.3	5.18 **5.00**	5.18 **5.00**	V min
			−0.3	−0.18 **0.00**	−0.18 **0.00**	V max
V_O	Output Swing	$R_L = 2 k\Omega$ to $V^+/2$	4.9	4.85 **4.58**	4.85 **4.58**	V min
			0.05	0.2 **0.28**	0.2 **0.28**	V max
$I_{S\ ON}$	Supply Current when Powered ON	Single, LMC6681 $V_{CM} = 1.5V$	0.8	1.24 **1.49**	1.24 **1.49**	mA max
		Dual, LMC6682 $V_{CM} = 1.5V$	1.5	2.48 **3.00**	2.48 **3.00**	mA max
		Quad, LMC6684 $V_{CM} = 1.5V$	3.0	4.96 **6.00**	4.96 **6.00**	mA max
$I_{S\ OFF}$	Supply Current when Powered OFF	Single, LMC6681 $V_{PD} = 4.3V$	0.5	1.5 **2.1**	1.5 **2.1**	μA max
		Dual, LMC6682 $V_{PD} = 4.3V$	0.5	1.5 **2.1**	1.5 **2.1**	μA max
		Quad, LMC6684 $V_{PD} = 4.3V$	1.0	3.0 **4.2**	3.0 **4.2**	μA max

10V DC Electrical Characteristics
Unless otherwise specified, all limits guaranteed for $T_J = 25°C$, $V^+ = 10.0V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, $V_{PD} = 1.2V$ and $R_L > 1\ M\Omega$. **Boldface** limits apply at the temperature extremes (Note 16).

Symbol	Parameter	Conditions		Typ (Note 5)	LMC6681AI LMC6682AI LMC6684AI Limit (Note 6)	LMC6681BI LMC6682BI LMC6684BI Limit (Note 6)	Units
V_{OS}	Input Offset Voltage	$V_{CM} = 1.5V$		0.5	1.5 **3.0**	3.5 **5.0**	mV max
TCV_{OS}	Input Offset Voltage Average Drift			1.5			$\mu V/°C$
I_B	Input Current	(Note 12)		0.08	**20**	**20**	pA max
I_{OS}	Input Offset Current	(Note 12)		0.04	**10**	**10**	pA max
R_{IN}	Input Resistance			>1			Tera Ω
C_{IN}	Input Capacitance			3			pF
CMRR	Common Mode Rejection Ratio	(Note 13)		82	65 **62**	65 **62**	dB min
PSRR	Positive Power Supply Rejection Ratio	$\pm 1.1V \leq V_S \leq \pm 5V$ $V_O = V^+/2$		82	70 **65**	65 **62**	dB min
V_{CM}	Input Common Mode Voltage Range	CMRR > 50 dB		10.30	10.18 **10.00**	10.18 **10.00**	V min
				-0.30	-0.18 **0.00**	-0.18 **0.00**	V max
V_O	Output Swing	$R_L = 2\ k\Omega$ to $V^+/2$		9.93	9.7 **9.58**	9.7 **9.58**	V min
				0.08	0.3 **0.42**	0.3 **0.42**	V max
A_V	Large Signal Voltage Gain	$R_L = 2\ k\Omega$ to $V^+/2$ (Note 12)	Sourcing	89	25	25	V/mV
			Sinking	224	25	25	V/mV
I_{SC}	Output Short Circuit Current	Sourcing, $V_O = 0V$ (Note 14)		65	30 **22**	30 **22**	mA min
		Sinking, $V_O = 10V$ (Note 14)		70	30 **22**	30 **22**	mA min
$I_{S\ ON}$	Supply Current when Powered ON	Single, LMC6681 $V_{CM} = 1.5V$		0.9	1.50 **1.8**	1.50 **1.8**	mA max
		Dual, LMC6682 $V_{CM} = 1.5V$		1.6	3.00 **3.6**	3.00 **3.6**	mA max
		Quad, LMC6684 $V_{CM} = 1.5V$		3.2	6.00 **7.2**	6.00 **7.2**	mA max
$I_{S\ OFF}$	Supply Current when Powered OFF	Single, LMC6681 $V_{PD} = 9.3V$		0.5	5 **7**	5 **7**	μA max
		Dual, LMC6682 $V_{PD} = 9.3V$		0.5	5 **7**	5 **7**	μA max
		Quad, LMC6684 $V_{PD} = 9.3V$		1.0	10 **14**	10 **14**	μA max

Powerdown DC Threshold Characteristics

Boldface limits apply at the temperature extremes (Note 16).

Symbol	Parameter	Conditions	LMC6681AI, LMC6681BI LMC6682AI, LMC6682BI LMC6684AI, LMC6684BI			Units
			Min	Typ	Max	
$V_{PD, IL}$	Powerdown Voltage Input Low (Device Powered ON; Amplifier meets all specs in the datasheet tables)	$V^+ = 2.2V$ $V^- = 0V$			0.4 **0.25**	V
		$V^+ = 3V$ $V^- = 0V$			0.6 **0.45**	V
		$V^+ = 5V$ $V^- = 0V$			0.9 **0.75**	V
		$V^+ = 10V$ $V^- = 0V$			1.2 **1.05**	V
$V_{PD, IH}$	Powerdown Voltage Input High (Device Powered OFF; Refer to DC Electrical Characteristics for $I_{S\ OFF}$ specs)	$V^+ = 2.2V$ $V^- = 0V$	1.5 **1.65**			V
		$V^+ = 3V$ $V^- = 0V$	2.3 **2.45**			V
		$V^+ = 5V$ $V^- = 0V$	4.3 **4.45**			V
		$V^+ = 10V$ $V^- = 0V$	9.3 **9.45**			V

AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25°C$, $V^+ = 3V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, $V_{PD} = 0.6V$ and $R_L > 1\,M\Omega$. **Boldface** limits apply at the temperature extremes (Note 16).

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6681AI LMC6682AI LMC6684AI Limit (Note 6)	LMC6681BI LMC6682BI LMC6684BI Limit (Note 6)	Units
t_{ON}	Time Delay for Device to Power ON	(Note 15)	50	200	200	μs
t_{OFF}	Time Delay for Device to Power OFF	(Note 15)	0.5	2	2	μs
SR	Slew Rate	(Note 8)	1.2	0.7 **0.55**	0.7 **0.55**	V/μs min
		$V^+ = 10V$, (Note 10)	1.2	0.7 **0.55**	0.7 **0.55**	
GBW	Gain-Bandwidth Product		1.2			MHz
ϕ_m	Phase Margin		50			Deg
G_m	Gain Margin		12			dB
	Amp-to-Amp Isolation	$V^+ = 10V$ (Note 9)	130			dB
e_n	Input-Referred Voltage Noise	$f = 1\,kHz$ $V_{CM} = 0.5V$	32			$\frac{nV}{\sqrt{Hz}}$
i_n	Input-Referred Current Noise	$f = 1\,kHz$	0.5			$\frac{fA}{\sqrt{Hz}}$
T.H.D.	Total Harmonic Distortion	$f = 1\,kHz$, $A_V = +1$ $R_L = 10\,k\Omega$, $V_O = 2\,V_{PP}$	0.01			%

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the electrical characteristics.

Note 2: Human body model, 1.5 kΩ in series with 100 pF.

Note 3: Applies to both single-supply and split-supply operation. Continous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output current in excess of ±30 mA over long term may adversely affect reliability.

Note 4: The maximum power dissipation is a function of $T_{J\,(max)}$, θ_{JA}, and T_A. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: $V^+ = 3V$, $V_{CM} = 0.5V$. For sourcing and sinking, $0.5V \leq V_O \leq 2.5V$.

Note 8: $V^+ = 3V$. Connected as Voltage Follower with 2V step input, and the output is measured from 15%–85%. Number specified is the slower of the positive or negative slew rates.

Note 9: Input referred, $V^+ = 10V$, and $R_L = 100\,k\Omega$ connected to 5V. Each amp excited in turn with 1 kHz to produce $V_O = 2\,V_{PP}$.

Note 10: $V^+ = 10V$. Connected as voltage follower with 8V step Input, and output is measured from 15%–85%. Number specified is the slower of the positive or negative slew rates.

Note 11: Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.

Note 12: Guaranteed limits are dictated by tester limitations and not device performance. Actual performance is reflected in the typical value.

Note 13: CMRR$^+$ and CMRR$^-$ are tested, and the number indicated is the lower of the two values. For CMRR$^+$, $V^+/2 < V_{CM} < V^+$ for 1.8V, 2.2V, 3V, 5V, and 10V. For CMRR$^-$, $0 < V_{CM} < V^+/2$ for 3V, 5V and 10V. For 1.8V and 2.2V, $0.25 < V_{CM} < V^+ - 0.3$.

Note 14: $V^+ = 10V$, $V_{CM} = 0.5V$. For Sourcing tests, $1V \leq V_O \leq 5V$. For Sinking tests, $5V \leq V_O \leq 9V$.

Note 15: The propogation delays are measured using an input waveform of $f = 5\,Hz$, and magnitude of 2.4V. Refer to Section 6.3 and *Figures 14*, *15* for a detailed explanation.

Note 16: The V_{PD} (threshold low and threshold high) limits are guaranteed at room temperature and at temperature extremes. Room temperature limits are production tested. Limits at temperature extremes are guaranteed via correlation using temperature regression analysis methods. Refer to Section 6.2 for an overview of the threshold voltages.

Typical Performance Characteristics

$V_S{}^+ = 3V$, Single Supply, $T_A = 25°C$ unless otherwise specified

Supply Current per Amplifier vs Supply Voltage

**Sourcing Current vs Output Voltage**

Sinking Current vs Output Voltage

Input Voltage Noise vs Common-Mode Voltage

**ΔV_{OS} vs V_{CM}**

ΔV_{OS} vs V_{CM}

**Frequency Response vs Temperature**

Frequency Response vs R_L

Input Voltage Noise vs Frequency

CMRR vs Frequency

Positive PSRR vs Frequency

Negative PSRR vs Frequency

TL/H/12042–4

9

Typical Performance Characteristics (Continued)

$V_S{}^+ = 3V$, Single Supply, $T_A = 25°C$ unless otherwise specified

**Crosstalk Rejection
vs Frequency**

**Slew Rate vs
Supply Voltage**

**Non-Inverting Large
Signal Pulse Response**

**Inverting Large
Signal Pulse Response**

**Non-Inverting Small
Signal Pulse Response**

**Inverting Small
Signal Pulse Response**

**Stability vs
Capacitive Load**

**Stability vs
Capacitive Load**

**Stability vs
Capacitive Load**

TL/H/12042–35

**t_{ON} Delay till Active-On
after $t_{PD\ OFF}$ in
Powerdown Mode, $V_S = 3V$**

TL/H/12042–39

10

Application Information

1.0 Input Common-Mode Voltage Range

The LMC6681/2/4 has a rail-to-rail input common-mode voltage range. *Figure 1* shows an input voltage exceeding both supplies with no resulting phase inversion on the output.

TL/H/12042–5

FIGURE 1. An Input Signal Exceeds the LMC6681/2/4 Power Supply Voltages with No Output Phase Inversion

The absolute maximum input voltage at $V^+ = 3V$ is 300 mV beyond either supply rail at room temperature. Voltages greatly exceeding this absolute maximum rating, as in *Figure 2*, can cause excessive current to flow in or out of the input pins, possibly affecting reliability. The input current can be externally limited to ±5 mA, with an input resistor, as shown in *Figure 3*.

V_{IN} (±7.5V)

V_{OUT} (1V/div)

TL/H/12042–6

FIGURE 2. A ±7.5V Input Signal Greatly Exceeds the 3V Supply in *Figure 3*, Causing No Phase Inversion Due to R_I

TL/H/12042–7

FIGURE 3. Input Current Protection for Voltages Exceeding the Supply Voltage

2.0 Rail-to-Rail Output

The approximated output resistance of the LMC6681/2/4 is 50Ω sourcing, and 50Ω sinking at $V_S = 3V$. The maximum output swing can be estimated as a function of load using the calculated output resistance.

3.0 Low Voltage Operation

The LMC6682 operates at supply voltages of 2.2V and 1.8V. These voltages represent the End of Discharge voltages of several popular batteries. The amplifier can operate from 1 Lead-Acid or Lithium Ion battery, or 2NiMH, NiCd, or Carbon-Zinc batteries. Nominal and End of Discharge of Voltage of several batteries are listed below.

| Battery Type	Nominal Voltage	End of Discharge Voltage
NiMH	1.2V	1V
NiCd	1.2V	1V
Lead-Acid	2V	1.8V
Silver Oxide	1.6V	1.3V
Carbon-Zinc	1.5V	1.1V
Lithium	2.6V–3.6V	1.7V–2.4V

At $V_S = 2.2V$, the LMC6681/2/4 has a rail-to-rail input common-mode voltage range. *Figure 4* shows an input voltage extending to both supplies and the resulting output.

V_{IN} (2.2Vp-p)

V_{OUT} (2.2Vp-p)

TL/H/12042–8

FIGURE 4. The Input Common-Mode Voltage Range Extends to Both Supplies at $V_S = 2.2V$

The amplifier is operational at $V_S = 1.8V$, with guaranteed input common-mode voltage range, output swing, and CMRR specs. *Figure 5* shows the response of the LMC6681/2/4 at $V_S = 1.8V$.

V_{IN} (1.6Vp-p)

V_{OUT} (1.6Vp-p)

TL/H/12042–9

FIGURE 5. Response of the LMC6681/2/4 at $V_S = 1.8V$

Application Information (Continued)

Figure 6 shows an input voltage exceeding both supplies with no resulting phase inversion on the output.

V_{IN}(4.2Vp-p)

V_{OUT}(500mV/div)

TL/H/12042–10

**FIGURE 6. An Input Voltage Signal Exceeds
LMC6681/2/4 Power Supply Voltages of
$V_S = 1.8V$ with No Output Phase Inversion**

4.0 Capacitive Load Tolerance

The LMC6681/2/4 can typically drive a 100 pF load with $V_S = 10V$ at unity gain without oscillating. The unity gain follower is the most sensitive configuration to capacitive load. Direct capacitive loading reduces the phase margin of op-amps. The combination of the op-amp's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation.

Capacitive load compensation can be accomplished using resistive isolation as shown in *Figure 7.* If there is a resistive component of the load in parallel to the capacitive component, the isolation resistor and the resistive load create a voltage divider at the output. This introduces a DC error at the output.

TL/H/12042–11

**FIGURE 7. Resistive Isolation
of a 350 pF Capacitive Load**

Figure 8 displays the pulse response of the LMC6681 circuit in *Figure 7*.

V_{IN}(2Vp-p)

V_{OUT}(2Vp-p)

TL/H/12042–12

**FIGURE 8. Pulse Response of the
LMC6681 Circuit in *Figure 7***

Another circuit, shown in *Figure 9*, is also used to indirectly drive capacitive loads. This circuit is an improvement to the circuit shown *Figure 7* because it provides DC accuracy as well as AC stability. R1 and C1 serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifiers inverting input, thereby preserving phase margin in the overall feedback loop. The values of R1 and C1 should be experimentally determined by the system designer for the desired pulse response. Increased capacitive drive is possible by increasing the value of the capacitor in the feedback loop.


TL/H/12042–13

**FIGURE 9. The LMC6682 Compensated
to Ensure DC Accuracy and AC Stability**

The pulse response of the circuit shown in *Figure 9* is shown in *Figure 10*.


V_{IN}(2Vp-p)

V_{OUT}(2Vp-p)

TL/H/12042–14

**FIGURE 10. Pulse Response of the
LMC6682 Circuit Shown in *Figure 9***

Application Hints

5.0 Printed-Circuit-Board Layout for High-Impedance Work

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low input current of the LMC6681/2/4, typically less than 80 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6681/2/4's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs, as in *Figure 11.* To have a significant effect, guard rings should be placed in both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input. This would cause a 60 times degradation from the LMC6681/2/4's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current. See *Figures 12a, 12b,* and *12c* for typical connections of guard rings for standard op-amp configurations.

TL/H/12042–18

FIGURE 11. Example of Guard Ring in PC Board Layout

TL/H/12042–19

(a) Inverting Amplifier

TL/H/12042–20

(b) Non-Inverting Amplifier

TL/H/12042–21

**(c) Follower**

FIGURE 12. Typical Connections of Guard Rings

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See *Figure 13*.

TL/H/12042–22

(Input pins are lifted out of PC board and soldered directly to components. All other pins are connected to PC board.)

FIGURE 13. Air Wiring

Application Hints (Continued)

6.0 Powerdown

6.1 PINOUT FOR THE LMC6681/LMC6682/LMC6684

For the LMC6681/2/4, the input, output, and power pins are the same as those used in the standard configuration. One of the other pins, pin 5 in the case of the LMC6681, is used to enable the powerdown mode. The connection diagrams for the LMC6681/2/4 are on the front page of the datasheet.

The LMC6684 has 2 powerdown options. Each of the powerdown pins disables two amplifiers. If both the powerdown pins are pulled high, all four amplifiers will be disabled. Referring to the connection diagrams on the front page of the datasheet, Pin 5 disables amplifiers B and C and Pin 13 disables amplifiers A and D.

6.2 EXPLANATION OF DATASHEET PARAMETERS

The LMC6681/2/4 is ON (meets all the datasheet specs) when the voltage applied to the powerdown pin, V_{PD} is a logic low. The device is OFF when V_{PD} is a logic high. These logic levels are indicated in the test conditions in the datasheet tables. Summarizing these numbers:

Supply Voltage	Logic High [V]		Logic Low [V]	
	at room	over temp	at room	over temp
2.2V	$V_{PD} \geq 1.5$	$V_{PD} \geq 1.65$	$V_{PD} \leq 0.4$	$V_{PD} \leq 0.25$
3V	$V_{PD} \geq 2.3$	$V_{PD} \geq 2.45$	$V_{PD} \leq 0.6$	$V_{PD} \leq 0.45$
5V	$V_{PD} \geq 4.3$	$V_{PD} \geq 4.45$	$V_{PD} \leq 0.9$	$V_{PD} \leq 0.75$
10V	$V_{PD} \geq 9.3$	$V_{PD} \geq 9.45$	$V_{PD} \leq 1.2$	$V_{PD} \leq 1.05$

In applications where the powerdown pin is not connected externally, it is pulled to a logic low internally through a current source. The t_{ON} and t_{OFF} specs will essentially be the same for a V_{PD} in the specified range. This means that the LMC6681/2/4 will typically be fully operational 50 μs after a logic low has been applied to the powerdown pin. Please note that the frequency of V_{PD} in the test circuit below is 5 Hz.

6.3 TEST CIRCUIT TO MEASURE t_{ON} AND t_{OFF}

The circuit used to measure the t_{ON}, and t_{OFF} during the powerdown operation is a voltage follower with a load of 2 kΩ as shown in Figure 14.

When the input to the powerdown pin is low, the LMC6681/2/4 is on. Since the amplifier is connected in the voltage follower configuation, the output of the circuit is −1V. When the powerdown pin is pulled high, the amplifier shuts down, and draws less than 1 μA/Amplifier. In this powerdown mode, the output pin has high impedance, and the output of the circuit is pulled to 0V. t_{ON} is specified as the time between the 50% points of the trailing edges of the input waveform at the powerdown pin, and the waveform at the output pin. Similarly, the t_{OFF} is specified as the time between the 50% points of the leading edges of the input waveform at the powerdown pin, and the waveform at the output pin.

FIGURE 14. Test Circuit for t_{ON} and t_{OFF} Measurements

(a) t_{OFF} Measurement

(b) t_{ON} Measurement

FIGURE 15

14

Application Hints (Continued)

6.0 Powerdown (Continued)

6.4 t_{ON} and t_{OFF}

The t_{ON} (time delay for device to power on) the t_{OFF} (time delay for device to power off) specs are guaranteed at a supply voltage of 3V. The t_{ON} and t_{OFF} spec are independent of the V_{PD} applied in the specified range. Refer to the Powerdown DC Threshold Characteristics table for the values for a logic low and a logic high.

The guaranteed spec for t_{ON} is 200 μs. This does not mean that the signal to the V_{PD} pin can be as high as 5 kHz (1/200 μs). Note that the V_{PD} frequency for the t_{ON} and t_{OFF} measurements is 5 Hz. The LMC6681/2/4 is ideal for DC type applications where the powerdown pin is controlled by low frequency signals.

When the LMC6681/2/4 is powered off, internal bias currents are shutoff. There is a inherent latency in the circuit, and the device has to power off for a certain period of time for the t_{ON} spec to apply. Refer to the figure below. $t_{PD\ OFF}$ refers to the time interval for which the device is in the powerdown mode. Consider the case when the device has been powered off for 5 ms, and then the powerdown pin is pulled to a logic low. From *Figure 16*, at room temperature, the device powers on after 500 μs.

TL/H/12042–39

FIGURE 16. t_{ON} Delay Till Active-On after t_{PDOFF} in Powerdown Mode, $V_S = 3V$

7.0 Compensating for Input Capacitance

It is quite common to use large values of feedback resistance with amplifiers that have ultra-low input current, like the LMC6681/2/4. Large feedback resistors can react with small values of input capacitance due to transducers, photodiodes, and circuits board parasitics to reduce phase margins.

TL/H/12042–15

FIGURE 17. Canceling the Effect of Input Capacitance

The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in *Figure 17*), C_F, is first estimated by:

$$\frac{1}{2\pi R_1 C_{IN}} \geq \frac{1}{2\pi R_2 C_F}$$

or

$$R_1 C_{IN} \leq R_2 C_F$$

which typically provides significant overcompensation.

Printed circuit board stray capacitance may be larger or smaller than that of a breadboard, so the actual optimum value for C_F may be different. The values of C_F should be checked on the actual circuit. (Refer to the LMC660 quad CMOS amplifier data sheet for a more detailed discussion.)

8.0 Spice Macromodel

A Spice Macromodel is available for the LMC6681/2/4. The model includes a simulation of:

- Input common-mode voltage range
- Frequency and transient response
- GBW dependence on loading conditions
- Quiescent and dynamic supply current
- Output swing dependence on loading conditions

and many more characteristics as listed on the macromodel disk.

Contact the National Semiconductor Customer Response Center at 1-800-272-9959 to obtain an operational amplifier spice macromodel library disk.

Applications

### Transducer Interface Circuits

A. PIEZOELECTRIC TRANSDUCERS

TL/H/12042–24

FIGURE 18. Transducer Interface Application

The LMC6681 can be used for processing of transducer signals as shown in the circuit below. The two 11 MΩ resistors provide a path for the DC currents to ground. Since the resistors are bootstrapped to the output, the AC input resistance of the LMC6681 is much higher.


TL/H/12042–36

FIGURE 19. LMC6681 Used for Signal Processing

An input current of 80 fA and a CMRR of 82 dB causes an insignificant error offset voltage at the output. The rail-to-rail performance of the amplifier also provides the maximum dynamic range for the transducer signals.

B. PHOTODIODE AMPLIFIERS

TL/H/12042–26

FIGURE 20. Photodiode Amplifier

Photocells can be used in light measuring instruments. An error offset voltage is produced at the output due to the input current and the offset voltage of the amplifier. The LMC6682, which can be operated off a single battery is an excellent choice for this application with its 80 fA input current and 0.5 mV offset voltage.

Low Voltage Peak Detector

TL/H/12042–23

FIGURE 21. Low Voltage Peak Detector

The accuracy of the peak detector is dependent on the leakage currents of the diodes and the capacitors, and the non-idealities of the amplifier. The parameters of the amplifier which can limit the performance of this circuit are (a) Finite slew rate, (b) Input current, and (c) Maximum output current of the amplifier.

The input current of the amplifier causes a slow discharge of the capacitor. This phenomenon is called "drooping". The LMC6682 has a typical input current of 80 fA. This would cause the capacitor to droop at a rate of $dV/dt = I_B/C = 80\ fA/100\ pF = 0.8\ mV/s$. Accuracy in the amplitude measurement is also maintained by an offset voltage of 0.5 mV, and an open-loop gain of 120 dB.

Oscillators

TL/H/12042–30

FIGURE 22. 1 Hz Square—Wave Oscillator

Applications (Continued)

For single supply 5V operation, the output of the circuit will swing from 0V to 5V. The voltage divider set up R_2, R_3 and R_4 will cause the non-inverting input of the LMC6681/2/4 to move from 1.67V ($\frac{1}{3}$ of 5V) to 3.33V ($\frac{2}{3}$ of 5V). This voltage behaves as the threshold voltage.

R_1 and C_1 determine the time constant for the circuit. The frequency of oscillation, f_{OSC} is $\left(\dfrac{1}{2\Delta t}\right)$, where Δt is the time the amplifier input takes to move from 1.67V to 3.33V. The calculations are shown below.

$$1.67 = 5\left(1 - e^{-\frac{t_1}{\tau}}\right)$$

where τ = RC = 0.68 seconds
$\rightarrow$ t_1 = 0.27 seconds.
and

$$3.33 = 5\left(1 - e^{-\frac{t_2}{\tau}}\right)$$

$\rightarrow$ t_2 = 0.74 seconds

Then, $f_{OSC} = \left(\dfrac{1}{2\Delta t}\right)$

$$= \frac{1}{2(0.74 - 0.27)}$$

$\cong$ 1 Hz

LMC6681/2/4 as a Comparator

TL/H/12042–31

FIGURE 23. Comparator with Hysteresis

Figure 23 shows the application of the LMC6681/2/4 as a comparator. The hysteresis is determined by the ratio of the two resistors. Since the supply current of the LMC6681/2/4 is less than 1 mA, it can be used as a low power comparator, in applications where the quiescent current is an important parameter. At V_S = 3V, typical propagation delays would be on the order of t_{PHL} = 6 μs, and t_{PLH} = 5 μs.

Filters

TL/H/12042–32

FIGURE 24. Wide-Band Band-Pass Filter

The filter shown in *Figure 24* is used to process "voice-band" signals. The bandpass filter has a gain of 40 dB. The two corner frequencies, f_1 and f_2 are calculated as

$$f_1 = \frac{1}{2\pi R_1 C_1} = \frac{1}{2\pi (10\ k\Omega)\ (79\ nF)} = 200\ Hz$$

$$f_2 = \frac{1}{2\pi R_2 C_2} = \frac{1}{2\pi (1\ M\Omega)(40\ pF)} = 4\ kHz$$

The LMC6681/2/4, with its rail-to-rail input common-mode voltage range and high gain (120 dB typical, R_L = 10 kΩ) is extremely well suited for such filter applications. The rail-to-rail input range allows for large input signals to be processed without distortion. The high gain means that the circuit can provide filtering and gain in one stage, instead of the typical two stage filter. This implies a reduction in cost, and savings of space and power.

This is an illustration of the conceptual use of the LMC6681/2/4. The selectivity of the filter can be improved by increasing the order (number of poles) of the design.

## Sample-and-Hold Circuits

TL/H/12042–34

FIGURE 25. Sample-and-Hold Application

When the "Switch" is closed during the Sample Interval, C_{HOLD} charges up to the value of the input signal when the "Switch" is open, C_{HOLD} retains this value as it is buffered by the high input impedance of the LMC6681.

Applications (Continued)

Errors in the "hold" voltage are caused by the input current of the amplifier, the leakage current of the CD4066, and the leakage current of the capacitor. While an input current of 80 fA minimizes the accumulation rate for error in this circuit, the LMC6681's CMRR of 82 dB allows excellent accuracy throughout the amplifier's rail-to-rail dynamic capture range.

Battery Monitoring Circuit


TL/H/12042–37

FIGURE 26a. Circuit Used to Sense Charging

TL/H/12042–38

FIGURE 26b. Circuit Used to Sense Discharging

The LMC6681/2/4 has been optimized for performance at 3V, and also has guaranteed specs at 1.8V and 2.2V. In portable applications, the R_{LOAD} represents the laptop/notebook, or any other computer which the battery is powering. A desired output voltage can be achieved by manipulating the ratios of the feedback resistors. During the charging cycle, the current flows out of the battery as shown. While during discharge, the current is in the reverse direction. Since the current can range from a few milliamperes to amperes, the amplifier will have to sense a signal below ground during the discharge cycle. At 3V, the LMC6681/2/4 can accept a signal up to 300 mV below ground. The common-mode voltage range of the LMC6681/2/4, which extends beyond both rails, is thus a very useful feature in this application.

A typical offset voltage of 0.5 mV, and CMRR of 82 dB maintain accuracy in the circuit output, while the rail-to-rail output performance allows for a maximum signal range.

## Physical Dimensions inches (millimeters)

0.189 − 0.197
(4.800 − 5.004)

8 7 6 5

0.228 − 0.244
(5.791 − 6.198)

0.010 MAX
(0.254)

LEAD NO. 1
IDENT

1 2 3 4

30°
TYP

0.150 − 0.157
(3.810 − 3.988)

0.010 − 0.020 × 45°
(0.254 − 0.508)

8° MAX TYP
ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.008 − 0.010
(0.203 − 0.254)
TYP ALL LEADS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.053 − 0.069
(1.346 − 1.753)

0.004 − 0.010
(0.102 − 0.254)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008
(0.203) TYP

0.014 − 0.020
(0.356 − 0.508) TYP

M08A (REV H)

8-Pin Small Outline Package
Order Number LMC6681AIM or LMC6681BIM
NS Package Number M08A

Physical Dimensions inches (millimeters) (Continued)

0.335 – 0.344
(8.509 – 8.738)

14 13 12 11 10 9 8

0.228 – 0.244
(5.791 – 6.198)

30°
TYP

LEAD NO. 1
IDENT

1 2 3 4 5 6 7

0.010 MAX
(0.254)

0.150 – 0.157
(3.810 – 3.988)

0.010 – 0.020
(0.254 – 0.508) × 45°

8° MAX TYP
ALL LEADS

0.053 – 0.069
(1.346 – 1.753)

0.004 – 0.010
(0.102 – 0.254)

SEATING
PLANE

0.008 – 0.010
(0.203 – 0.254)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 – 0.050
(0.406 – 1.270)
TYP ALL LEADS

0.014
(0.356)

0.050
(1.270)
TYP

0.008
(0.203) TYP

0.014 – 0.020
(0.356 – 0.508) TYP

M14A (REV H)

14-Pin Small Outline Package
Order Number LMC6682AIM or LMC6682BIM
NS Package Number M14A

0.386 – 0.394
(9.804 – 10.00)

16 15 14 13 12 11 10 9

0.228 – 0.244
(5.791 – 6.198)

30°
TYP

LEAD NO. 1
IDENT

1 2 3 4 5 6 7 8

0.010 MAX
(0.254)

0.150 – 0.157
(3.810 – 3.988)

0.010 – 0.020
(0.254 – 0.508) × 45°

8° MAX TYP
ALL LEADS

0.053 – 0.069
(1.346 – 1.753)

0.004 – 0.010
(0.102 – 0.254)

SEATING
PLANE

0.008 – 0.010
(0.203 – 0.254)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 – 0.050
(0.406 – 1.270)
TYP ALL LEADS

0.014
(0.356)

0.050
(1.270)
TYP

0.008
(0.203) TYP

0.014 – 0.020
(0.356 – 0.508) TYP

M16A (REV H)

16-Pin Small Outline Package
Order Number LMC6684AIM or LMC6684BIM
NS Package Number M16A

Physical Dimensions inches (millimeters) (Continued)

8-Pin Molded Dual-In-Line Package
**Order Number LMC6681AIN or LMC6681BIN**
NS Package Number N08E

N08E (REV F)

14-Pin Molded Dual-In-Line Package
Order Number LMC6682AIN or LMC6682BIN
NS Package Number N14A

N14A (REV F)

Physical Dimensions inches (millimeters) (Continued)

16-Pin Molded Dual-In-Line Package
Order Number LMC6684AIN or LMC6684BIN
NS Package Number N16A

N16A (REV E)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.