

SNVS132C - MAY 2004 - REVISED MARCH 2005

# LMC6953 PCI Local Bus Power Supervisor

Check for Samples: LMC6953

## FEATURES

- Compliant to PCI Specifications Revision 2.1.
- Under and Over Voltage Detectors for 5V and 3.3V
- Power Failure Detection (5V Falling Under 3.3V by 300 mV Max)
- Manual Reset Input Pin
- Specified RESET Assertion at V<sub>DD</sub> = 1.5V
- Integrated Reset Delay Circuitry
- Open Drain Output
- Adjustable Reset Delay
- Response Time for Over and Under Voltage Detection: 490 ns Max
- Power Failure Response Time: 90 ns Max
- Requires Minimal External Components

## **APPLICATIONS**

- Desktop PCs
- PCI-Based Systems
- Network servers


### **Typical Application Circuits**

## DESCRIPTION

The LMC6953 is a voltage supervisory chip designed to meet PCI (Peripheral Component Interconnect) Specifications Revision 2.1. It monitors 5V and 3.3V power supplies. In cases of power-up, power-down, brown-out, power failure and manual reset interrupt, the LMC6953 provides an active low reset. RESET holds low for 100 ms after both 5V and 3.3V powers recover, or after manual reset signal returns to high state. The external capacitor on pin 8 adjusts the reset delay.

This part is ideal on PCI motherboards or add-in cards to ensure the integrity of the entire system when there is a fault condition. The active low reset sets the microprocessor or local device in a known state.

The LMC6953 has a built-in bandgap reference that accurately determines all the threshold voltages. The internal reset delay circuitry eliminates additional discrete components.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

SNVS132C - MAY 2004 - REVISED MARCH 2005

#### www.ti.com

## **Connection Diagram**




Figure 3. 8–Pin SOIC Top View

SNVS132C - MAY 2004 - REVISED MARCH 2005



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)(2)</sup>

ESD Tolerance <sup>(3)</sup>	
Human Body Model	2 kV
Machine Model	200V
Voltage at Input Pin	7V
Supply Voltage	7V
Current at Output Pin	15 mA
Current at Power Supply Pin <sup>(4)</sup>	10 mA
Lead Temp. (Soldering, 10 sec.)	260°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see DC ELECTRICAL CHARACTERISTICS and AC ELECTRICAL CHARACTERISTICS.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

(3) Human body model, 1.5 k $\Omega$  in series with 100 pF. Machine model. 200 $\Omega$  in series with 100 pF.

(4) Supply current measured at pins 1, 2, and 3. The 4.7 kΩ pull-up resistor on pin 7 is not tied to V<sub>DD</sub>in this measurement.

### **OPERATING RATINGS**<sup>(1)</sup>

Supply Voltage	1.5V to 6V
Junction Temperature Range	
LMC6953C	−40°C to +85°C
Thermal Resistance ( $\theta_{JA}$ )	
D Package	165°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see DC ELECTRICAL CHARACTERISTICS and AC ELECTRICAL CHARACTERISTICS.

## DC ELECTRICAL CHARACTERISTICS

Unless otherwise specified, all **boldface** limits specified for  $T_J = -40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{DD} = 5$ V,  $R_{PULL-UP} = 4.7 \text{ k}\Omega$  and  $C_{EXT} = 0.01 \mu$ F. Typical numbers are room temperature (25°C) performance.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>H5</sub>	V <sub>DD</sub> Over-Voltage Threshold	$T_J = 0^{\circ}C$ to $70^{\circ}C^{(1)}$	5.45	5.60	5.75	V
		$T_{\rm J} = -40^{\circ}$ C to 85°C <sup>(1)</sup>	5.30	5.60	5.90	V
V <sub>L5</sub>	V <sub>DD</sub> Under-Voltage Threshold	$T_J = 0^{\circ}C$ to $70^{\circ}C^{(1)}$	4.25	4.40	4.55	V
		$T_{\rm J} = -40^{\circ}$ C to 85°C <sup>(1)</sup>	4.10	4.40	4.70	V
V <sub>H3.3</sub>	3.3V Over-Voltage Threshold	$T_J = 0^{\circ}C$ to $70^{\circ}C^{(2)}$	3.80	3.95	4.10	V
		$T_{\rm J} = -40^{\circ}$ C to 85°C <sup>(2)</sup>	3.60	3.95	4.30	V
V <sub>L3.3</sub>	3.3V Under-Voltage Threshold	$T_{\rm J} = 0^{\circ}C$ to 70°C <sup>(2)</sup>	2.50	2.65	2.80	V
		$T_{\rm J} = -40^{\circ}$ C to 85°C <sup>(2)</sup>	2.30	2.65	3.00	V
V <sub>MR</sub>	Manual RESET Threshold			2.50	2.80	V
V <sub>PF</sub>	Power Failure Differential Voltage	(3)		150	300	mV
	(3.3V Pin–5V Pin)					
R <sub>IN</sub>	Input Resistance at 5V and 3.3V Pins			35		kΩ

(1) PCI Specifications Revision 2.1, Section 4.2.1.1 and Section 4.3.2.

- (2) PCI Specifications Revision 2.1, Section 4.2.2.1 and Section 4.3.2.
- (3) PCI Specifications Revision 2.1 and Section 4.3.2.

SNVS132C - MAY 2004 - REVISED MARCH 2005

# DC ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise specified, all **boldface** limits specified for  $T_J = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{DD} = 5V$ ,  $R_{PULL-UP} = 4.7 \text{ k}\Omega$  and  $C_{EXT} = 0.01 \mu$ F. Typical numbers are room temperature (25°C) performance.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>OL</sub>	RESET Output Low	$T_J = 0^{\circ}C$ to 70°C $V_{DD} = 1.5V$ to 6V		0.05	0.10	V
		$T_J = -40^{\circ}C$ to $85^{\circ}C$ $V_{DD} = 1.55V$ to $6V$		0.05	0.10	v
I <sub>S</sub>	Supply Current	(4)		0.8	1.50	mA

(4) Supply current measured at pins 1, 2, and 3. The 4.7 k $\Omega$  pull-up resistor on pin 7 is not tied to V<sub>DD</sub>in this measurement.

## AC ELECTRICAL CHARACTERISTICS

Unless otherwise specified, all **boldface** limits specified for  $T_J = -40^{\circ}C$  to 85°C,  $V_{DD} = 5V$ ,  $R_{PULL-UP} = 4.7 \text{ k}\Omega$  and  $C_{EXT} = 0.01 \mu$ F. Typical numbers are room temperature (25°C) performance.


Symbol	Parameter	Conditions	Тур	LMC6953 Limit	Units
t <sub>D</sub>	Over or Under Voltage Response Time	(1)	150	490	ns max
t <sub>PF</sub>	Power Failure Response Time	(2)	40	90	ns max
t <sub>RESET</sub>	Reset Delay	$C_{EXT} = 0.01 \ \mu F$	100		ms

(1) PCI Specifications Revision 2.1, Section 4.3.2. The response time is measured individually with ±750 mV of overdrive applied to pin 2 then ±600 mV of overdrive applied to pin 3 and taking the worst number of the four measurements.

(2) PCI Specifications Revision 2.1, Section 4.3.2. The power failure response time is measured with a signal changing from 5V to 3V applied to pin 2 and a 3.3V DC applied to pin 3.

SNVS132C - MAY 2004 - REVISED MARCH 2005





#### Note: $t_{\mathsf{RESET}},\, t_{\mathsf{D}} \text{ and } t_{\mathsf{PF}} \text{ are not to scale.}$



5


50

60 70

6

www.ti.com

#### SNVS132C-MAY 2004-REVISED MARCH 2005



6

50


70

60





#### SNVS132C-MAY 2004-REVISED MARCH 2005
















Power Failure Response Time vs Temperature






#### SNVS132C-MAY 2004-REVISED MARCH 2005

www.ti.com





Unless otherwise specified,  $T_A = 25^{\circ}C$ 





SNVS132C - MAY 2004 - REVISED MARCH 2005





\*\* All five comparators' positive power supplies are connected to  $\ensuremath{\mathsf{V}_{\text{DD}}}$ 

#### TRUTH TABLE<sup>(1)</sup>

Power Failure	5V Over-Voltage	5V Under-Voltage	3.3V Over-Voltage	3.3V Under-Voltage	MR	RESET
Fail	Х	Х	Х	Х	High	Low
Х	Fail	Х	Х	Х	High	Low
Х	Х	Fail	Х	Х	High	Low
Х	Х	Х	Fail	Х	High	Low
Х	Х	Х	Х	Fail	High	Low
Х	Х	Х	Х	Х	Low	Low
OK	OK	OK	OK	OK	High	High

(1) X = Don't Care

#### PIN DESCRIPTION

Pin	Name	Function
1	V <sub>DD</sub>	5V input supply voltage. This pin supplies power to the internal comparators. It can be connected to a capacitor acting as a back-up battery. Otherwise, it should be shorted to the 5V pin.
2	5V	5V input supply voltage. This pin is not connected to the positive power supply of the internal comparators. It provides input signal to the 5V window comparators as well as the power failure comparator.
3	3.3V	3.3V input supply voltage. This pin provides input signal to the 3.3V window comparators and the power failure comparator.
4	MR	Manual reset input pin. It takes 5V CMOS logic low and triggers $\overline{\text{RESET}}$ . If not used, this pin should be connected to $V_{\text{DD}}$ .
5	PWR—GND	Ground.
6	GND	This pin should be grounded at all times.
7	RESET	Active low reset output. RESET holds low for 100 ms after both 5V and 3.3V powers recover, or after manual reset signal returns to high state.
8	C <sub>EXT</sub>	External capacitor pin. The value of C <sub>EXT</sub> sets the reset delay.

Copyright © 2004–2005, Texas Instruments Incorporated

SNVS132C-MAY 2004-REVISED MARCH 2005



www.ti.com

## APPLICATION NOTE

#### HOW THE LMC6953 FUNCTIONS

The LMC6953 is a power supply supervisor with its performance specifications compliant to PCI Specifications Revision 2.1. The chip monitors power-up, power-down, brown-out, power failure and manual reset interrupt situations.

During power-up, the LMC6953 holds RESET low for 100 ms after both 5V and 3.3V are within specified windows. It asserts reset in 490 ns when a brown-out is detected. Brown-out occurs when 5V supply is above 5.75V over-voltage or below 4.25V under-voltage or when 3.3V supply is above 4.1V over-voltage or 2.5V under-voltage. In case of power failure where the 5V supply falls under 3.3V supply by 300 mV maximum, reset is asserted in 90 ns. RESET also can be asserted by sending a 5V CMOS logic low to the manual reset pin.

Each time  $\overline{\text{RESET}}$  is asserted, it holds low for 100 ms after a fault condition is recovered. The 100 ms reset delay is generated by the 0.01  $\mu$ F C<sub>EXT</sub> capacitor, and can be adjusted by changing the value of C<sub>EXT</sub>.

It is highly recommended to place lands on printed circuit boards for 120 pF capacitors between pin 2 and ground and also between pin 3 and ground. As power supplies may change abruptly, there can be very high frequency noise present and the capacitors can minimize the noise,

### MINIMUM SUPPLY VOLTAGE FOR RESET ASSERTION

The LMC6953 specifies  $V_{DD}$  = 1.55V as the minimum supply voltage to achieve consistent RESET assertion. This ensures system stability in initialization state.




Figure 18. Output Voltage vs Supply Voltage

Figure 18 is measured by shorting pins 1, 2 and 3 together when supply voltage is from 0V to 3.3V. Then pin 3 is connected with a constant 3.3  $V_{DC}$  and pins 1 and 2 are connected to a separate power supply that continues to vary from 3.3V to 6V.

#### 5V AND V<sub>DD</sub> PINS

By having the 5V and the  $V_{DD}$  pins separate, a capacitor can be used as a back-up power supply in event of a sudden power supply failure. This circuit is shown in Figure 22. Under normal condition, the diode is forward-biased and the capacitor is charged up to  $V_{DD}$  – 0.7V. If the power supply goes away, the diode becomes reverse-biased, isolating the 5V and the  $V_{DD}$  pins. The capacitor provides power to the internal comparators for a short duration for the LMC6953 to operate.

### C<sub>EXT</sub> SETS RESET DELAY IN LINEAR FASHION

The LMC6953 has internal delay circuitry to generate the reset delay. By choosing different values of capacitor  $C_{EXT}$ , reset delay can be programmed to the desired length for the system to stabilize after a fault condition occurs.



#### **EVALUATING THE LMC6953**

<u>Connect</u> a 3.3V DC to the 3.3V pin and a 5V DC to the  $V_{DD}$  and the 5V pins ( $V_{DD}$  and 5V pins are shorted). RESET output is high because voltages are within window. These voltages should be monitored. While keeping the 3.3V constant, increase the 5V DC signal until a RESET low is detected. The point on the 5V DC signal at which RESET changes from high to low is the 5V over-voltage. It is typically 5.6V. To detect 5V under-voltage, start the 5V DC signal from 5V and decrease it until a RESET low is detected. The point on the 5V DC signal at which RESET changes from high to low is the 5V under-voltage. It is typically 4.4V.

To find 3.3V over-voltage and under-voltage, keep the 5V DC at 5V and vary the 3.3V DC signal until a RESET low is detected.

#### To Measure Timing Specifications

For evaluation purposes only, the  $V_{DD}$  and the 5V pins should have separate signals. It is easier to measure response time in this manner. The  $V_{DD}$  pin is connected to a steady 5V DC and the 5V pin is connected to a pulse generator. To simulate the power supply voltages going out of window, a pulse generator with disable/enable feature and rise and fall time adjustment is recommended. To measure the RESET signal, a oscilloscope is recommended because of its ability to capture and store a signal.

To measure the 5V under-voltage response time on the LMC6953, set the pulse generator to trigger mode and program the amplitude to have a high value of 5V and a low value of the 5V under-voltage threshold measured previously with 50 mV overdrive. For example, if the measured 5V under-voltage is 4.4V, then a 50 mV overdrive on this signal is 4.35V. The disable feature on the pulse generator should be on. Program the fall time of the pulse to be 30 ns and program the scope to trigger on the falling edge, with trigger level of 4.5V. Set the scope to 200 ns/division. The probes should be connected to the 5V pin and the RESET pin. Now enable the 5V signal from the pulse generator and trigger the signal. Be aware that when the signal is enabled, there is high frequency noise present, and putting a 120 pF capacitor between the 5V pin and ground suppresses some of the noise. Response time is measured by taking the 5V under-voltage threshold on the 5V signal to the point where RESET goes low. Figure 19 shows a scope photo of 5V under-voltage waveforms. It is taken with a signal going from 5V to 4.25V at the 5V pin.

To measure the 100 ms RESET delay, change the scope to 50 ms/division and trigger the 5V signal again. RESET should stay low for 100 ms after the 5V is recovered and within window.

Other over-voltages and under-voltages can be measured by changing the pulse generator to different voltage steps. Putting a 120 pF capacitor between the 3.3V pin and ground is recommended in evaluating 3.3V signal.

To measure power-failure response time, set the pulse generator from 5V to 3V with fall time of the pulse 3 ns and connect it to the 5V pin. RESET should go low within 90 ns of power failure. Figure 20 shows a scope photo of power failure waveforms. It is taken with a signal going from 5V to 3V at the 5V pin.






Figure 19. 5V Under-Voltage Waveforms







Time (40 ns/div)

Figure 20. Power Failure Waveforms

## **Typical Application Circuits**




Figure 21. On Mother Board





Figure 22. On Mother Board with Capacitor as a Back-up Power Supply



SNVS132C - MAY 2004 - REVISED MARCH 2005







#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
LMC6953CM	ACTIVE	SOIC	D	8	95	TBD	Call TI	Call TI		LMC69 53CM	Samples
LMC6953CM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		LMC69 53CM	Samples
LMC6953CMX	ACTIVE	SOIC	D	8	2500	TBD	Call TI	Call TI		LMC69 53CM	Samples
LMC6953CMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		LMC69 53CM	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





9-Mar-2013

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC6953CMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC6953CMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

26-Jan-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMC6953CMX	SOIC	D	8	2500	349.0	337.0	45.0
LMC6953CMX/NOPB	SOIC	D	8	2500	349.0	337.0	45.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated