National Semiconductor

LMF90 4th-Order Elliptic Notch Filter

General Description

The LMF90 is a fourth-order elliptic notch (band-reject) filter based on switched-capacitor techniques. No external components are needed to define the response function. The depth of the notch is set using a two-level logic input, and the width is programmed using a three-level logic input. Two different notch depths and three different ratios of notch width to center frequency may be programmed by connecting these pins to V^+ , ground, or V^- . Another three-level logic pin sets the ratio of clock frequency to notch frequency.

An internal crystal oscillator is provided. Used in conjunction with a low-cost color TV crystal and the internal clock frequency divider, a notch filter can be built with center frequency at 50 Hz, 60 Hz, 100 Hz, 120 Hz, 150 Hz, or 180 Hz for rejection of power line interference. Several LMF90s can be operated from a single crystal. An additional input is provided for an externally-generated clock signal.

Features

Center frequency set by external clock or on-board clock oscillator



- Notch width, attenuation, and clock-to-center-frequency ratio independently programmable
- 14 pin 0.3" wide package

Key Specifications

- f₀ Range 0.1 Hz to 30 kHz
- f_0 accuracy over full temperature range (max) 1.5% Supply voltage range
 - $\pm\,2V$ to $\,\pm\,7.5V$ or 4V to 15V Passband Ripple (typ) 0.25 dB
- Attenuation at f₀ (typ) 39 dB or 48 dB (selectable)
- 100:1, 50:1, or 33.3:1 ■ f_{CLK}: f₀
- Notch Bandwidth (typ) 0.127 f₀, 0.26 f₀, or 0.55 f₀ 120 mV
- Output offset voltage (max)

Applications

- Automatic test equipment
- Communications
- Power line interference rejection



RRD-B30M115/Printed in U. S. A.

.MF90 4th-Order Elliptic Notch Filte

December 1994

AC Electrical Characterist T _A = T _{MIN} to T _{MAX} ; all other limits T _A	$T_A = T_{MIN}$ to T_{MAXS} all other limits $T_A = T_J = 25^{\circ}$ C.	⊡ õ ≥ õ "	(Notes 2 MF90CIN .3 -55 / and V ⁻	$\label{eq:constraint} \begin{array}{l} \mbox{tes 2 \& 3)} \\ T_{MIN} \leq T_A \leq T_{MAX} \\ 0^{\circ}C \leq T_A \leq +70^{\circ}C \\ CIN \\ -40^{\circ}C \leq T_A \leq +125^{\circ}C \\ -55^{\circ}C \leq T_A \leq +125^{\circ}C \\ 4.0V \ to 15.0V \\ V^- = -5V \ unless \ other \end{array}$	wise speci	$ \ N \ge T_A \ge T_{MAX} $ $ S \le T_A \le +70^{\circ}C $ $ S \le T_A \le +85^{\circ}C $ $ \le T_A \le +125^{\circ}C $ $ 4.0V to 15.0V $ $ -5V unless otherwise specified. Boldface limits apply for $	lits apply f	2
		-	LMF90CCJ, LMF90CCN, LMF90CCWM	F90CCN, WM	Z C	LMF90CIJ, LMF90CIWM, LMF90CIN, LMF90CMJ	νM, MJ	Units
	Conditions	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	(Limit)
		0.1	30	30	0.1	30		Hz (Min) kHz (Max)
	Pin 6 Pin 6 Dins 1 and 5	10	1.5	1.5 4.0	10	1.5 4.0		Hz (Min) MHz (Max) MH z (Max)
W = D = V	$V^{-}, R = V^{+},$		33.5 ±1%	33.5 ± 1.5%		33.5 ± 1.5%		(Max)
W = D = R = G	R = GND, 0 kHz		50.25 ±1%	50.25 ± 1.5%		50.25 ± 1.5%		(Max)
<pre>< + C + C + C + C + C + C + C + C + C +</pre>	$W = V^+$, $D = GND$, $R = V^-$, $f_{CLK} = 500 \text{ kHz}$		100.5 ±1%	100.5 ± 1.5%		100.5 ± 1.5%		(Max)
= 16 [.]	DC and 20 kHz, W = D = V ⁻ , R = V ⁺ , $f_{C1, K} = 167$ kHz	0	± 0.2	± 0.2	0	± 0.2		dB (Max)
= 25 = 25	W = D = R = GND, $f_{CLK} = 250 \text{ kHz}$	0	±0.2	± 0.2	0	± 0.2		dB (Max)
+	$W = V^+$, D = GND, R = V^-, for $v = 500$ kH =	0	±0.2	± 0.2	0	± 0.2		dB (Max)

			LMF90CCJ, LMF90CCN, LMF90CCWM	F90CCN, WM	_ -	LMF90CIJ, LMF90CIWM, LMF90CIN. LMF90CMJ	- -	:
Parameter	Conditions	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Units (Limit)
Ratio of Passband			0.1275 ±0.0175	0.1275 ±0.0175		0.1275 ±0.0175		(Max)
wiath to Center Frequency	16LK = 10/ KHZ W = D = R = GND, f 260 kH2		0.265 ± 0.025	0.265 ± 0.025		0.265 ± 0.025		(Max)
	$P_{CLK} = 200 \text{ M/z}$ W = V ⁺ , D = GND, R = V ⁻ , $f_{CLK} = 500 \text{ kHz}$		0.550 ± 0.05	0.550 ±0.05		0.550 ± 0.05		(Max)
Gain at Center Freduency	$W = D = V^{-}, R = V^{+},$ for $t = 167 \text{ kHz}$	-39	-30	-30	-39	-30		dB (Max)
		-48	- 36.5	-36.5	-48	- 36.5		dB (Max)
	$V_{\rm V} = V^+$, D = GND, R = V^-, $f_{\rm CLK} = 500 {\rm kHz}$	- 48	- 36.5	-36.5	-48	- 36.5		dB (Max)
Additional Center Frequency Gain	$W = GND, D = V^{-}, R = V^{+},$ for $t = 167 \text{ kHz}$	-36	-30	- 30	-36	-30		dB (Max)
Tests at f ₀₁	$V_{CLK}^{1} = V_{CLK}^{1}$ V = V ⁺ , D = V ⁻ , R = V ⁺ , for $v = 167$ kHz	-36	-30	-30	-36	-30		dB (Max)
	$V = V^{-}$, $D = GND$, $R = V^{+}$, for $v = 167$ kHz	-42	-30	-30	-42	-30		dB (Max)
	$W = D = GND$, $R = V^+$, for $w = 167$ kHz	-48	-35	- 35	-48	-35		dB (Max)
	$V = V^+$, $D = GND$, $R = V^+$, for $f_{CLK} = 167$ kHz	-48	-35	-35	-48	-35		dB (Max)

				LMF9(LMF90CCJ, LMF90CCN, LMF90CCWM	CCN,	LMF9 LMF5	LMF90CIJ, LMF90CIWM, LMF90CIN, LMF90CMJ	CIWM, DCMJ	-
Symbol	Parameter	Conditions		Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	(Limit)
	Additional Center Frequency Gain	$W = V^{-}, D = V^{-}, R = GND,$ for $w = 250 \text{ kHz}$		-36	-30	- 30	-36	-30		dB (Max)
	Tests at f _{O2}	$W = GND, D = V^-, R = GND,$ for $k = 250 \text{ kHz}$		-36	-30	-30	-36	-30		dB (Max)
		$W = V^+$, $D = V^-$, $R = GND$, $f_{GLK} = 250 \text{ kHz}$		-36	-30	- 30	-36	-30		dB (Max)
		$W = V^{-}$, $D = R = GND$, $f_{CLK} = 250 \text{ kHz}$		-42	-30	-30	-42	-30		dB (Max)
		$W = V^{+}$, $D = R = GND$, $f_{CLK} = 250 \text{ kHz}$		- 48	-35	- 35	48	-35		dB (Max)
	Additional Center Frequency Gain	$W = D = R = V^{-},$ $f_{GLK} = 500 \text{ kHz}$		-36	-30	- 30	-36	-30		dB (Max)
	Tests at f _{O3}	$W = GND, D = V^{-}, R = V^{-}, f_{GLK} = 500 \text{ kHz}$		-36	-30	-30	-36	-30		dB (Max)
		$W = V^+, D = V^-, R = V^-,$ $f_{GLK} = 500 \text{ kHz}$		-36	-30	-30	-36	-30		dB (Max)
		$W = V^{-}, D = GND, R = V^{-},$ $f_{GLK} = 500 \text{ kHz}$		-42	-30	-30	-42	-30		dB (Max)
		$W = D = GND, R = V^{-},$ $f_{CLK} = 500 \text{ kHz}$		-48	-35	- 35	-48	-35		dB (Max)
A _{3a} A42	Gain at $f_3 = 0.995 f_{O1}$ Gain at $f_4 = 1.005 f_{O4}$	$W = D = V^{-}, R = V^{+},$ for $v = 167$ kHz		- 41 - 41	- 30 - 30	- 30 - 30	41 41	-30		dB (Max) dB (Max)
A _{3b} A _{4b}	Gain at $f_3 = 0.992 f_{O2}$ Gain at $f_4 = 1.008 f_{O2}$	D = R = GND, f _{CLK}	= 250 kHz	40 40	-35 -35	- 35 - 35	40 40	- 35 - 35		dB (Max) dB (Max)
A _{3c} A _{4c}	Gain at $f_3 = 0.982 f_{O3}$ Gain at $f_4 = 1.018 f_{O3}$	$W = V^+, D = GND, R = V^-$ f _{CLK} = 500 kHz		- 41 - 41	35 35	- 35 - 35	-41 -41	- 35 - 35		dB (Max) dB (Max)
Amax1	Passband Ripple	$W = D = V^{-}, R = V^{+},$ f _{CLK} = 167 kHz	$f_5 = 0.914 f_{O1}$	0.25 0.25	0.0 0	0.0 0	0.25 0.25	0.9 0		dB (Max) dB (Min)
			$f_6 = 1.094 f_{O1}$	0.25 0.25	6.0	0.9	0.25 0.25	0 6'0		dB (Max) dB (Min)

			LMF9	LMF90CCJ, LMF90CCN, LMF90CCWM	occn,	LMF9 LMF5	LMF90CIJ, LMF90CIWM, LMF90CIN. LMF90CMJ	CIWM, OCMJ	
Parameter	Conditions		Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Units (Limit)
Passband Ripple	$W = D = R = GND,$ $f_{OLK} = 250 \text{ kHz}$	$f_5 = 0.830 f_{O2}$	0.25 0.25	0.9 0	0.9 0	0.26 0.25	0.0 0		dB (Max) dB (Min)
		$f_6 = 1.205 f_{O2}$	0.25 0.25	6.0 0	0.0 0	0.25 0.25	0.0 0		dB (Max) dB (Min)
Passband Ripple	$W = V^+$, $D = GND$, $R = V^-$ f _{CLK} = 500 kHz	$f_5 = 0.700 f_{O3}$	0.25 0.25	0.9 0	0.9 0	0.25 0.25	0.0 0		dB (Max) dB (Min)
		$f_6 = 1.428 f_{O3}$	0.25 0.25	6.0 0	6.0 0	0.25 0.25	6.0		dB (Max) dB (Min)
Output Noise	20 kHz Bandwidth $W = D = V^-$, $R = V^+$, $f_{CLK} = 167$ kHz $W = D = R = GND$, $f_{CLK} = 250$ kHz $W = V^+$, $D = GND$, $R = V^-$, $f_{CLK} = 500$ kHz	167 kHz 0 kHz	670 370 250			670 370 250			μVrms μVrms μVrms
Clock Feedthrough			50			50			d−d∕m
Output Buffer Gain Bandwidth			-			-			MHz
Output Buffer Slew Rate			ĸ			e			sµ/V
Maximum Capacitive Load			200			200			ЪF

			LMF900	LMF90CCJ, LMF90CCN, LMF90CCWM	CN,	LMF90C LMF90	LMF90CIJ, LMF90CIWM, LMF90CIN, LMF90CMJ	WM, SMJ	1
Symbol	Parameter	Conditions	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Typ (Note 7)	Tested Limit (Note 8)	Design Limit (Note 9)	Units (Limit)
s	Power Supply Current	$f_{GLK} = 500 \text{ kHz}, V_{IN1} = V_{IN2} = GND$	2.35	5.0	5.0	2.35	5.0		mA (Max)
Vos	Output Offset Voltage		±50 ±80	土 120 土 140 土 170	+ 120 + 140 + 170	±50 ± 60	土 120 土 140 土 170		mV (Max) mV (Max) mV (Max)
Vout	Output Voltage Swing	$R_{L} = 5 k\Omega$	+4.2, -4.7	±4.0	± 4.0	+4.2, -4.7	± 4.0		V (Min)
V ₁₁	Logical "Low" Input Voltage	Pins 1, 2, 3, 7, and 10		-4.0	-4.0		-4.0		V (Max)
V _{I2}	Logical "GND" Input Voltage	Pins 1, 2, 3, 7, and 10		+ 1.0 - 1.0	+ 1.0 - 1.0		+ 1.0 - 1.0		V (Max) V (Min)
V _{I3}	Logical "High" Input Voltage	Pins 1, 2, 3, and 7		+ 4.0	+ 4.0		+ 4.0		V (Min)
-In N	Input Current	Pins 1, 2, 3, 7, and 10		± 10	± 10		± 10		μA (Max)
VIL	Logical "0" Input Voltage, Pins 5 and 6	Pin 5, XLS = V^+ or Pin 6, XLS = GND		-4.0	-4.0		- 4.0		V (Max)
ViH	Logical "1" Input Voltage, Pins 5 and 6			+ 4.0	+ 4.0		+ 4.0		V(Min)
VIL	Logical "0" Input Voltage, Pin 6	$V^{+} - V^{-} = 10V, XLS = V^{-} \text{ or}$ $V^{+} = +5V, V^{-} = 0V, XLS = +2.5V$		+ 0.8	+ 0.8		+ 0.8		V (Max)
ViH	Logical "1" Input Voltage, Pin 6			+2.0	+ 2.0		+ 2.0		V (Min)
VoL	Logical "0" Output Voltage, Pin 6	$XLS = V^+$, $ I_{OUT} = 4 \text{ mA}$		-4.0	-4.0		-4.0		V (Max)
Vон	Logical "1" Output Voltage, Pin 6			+4.0	+ 4.0		+ 4.0		V (Min)

DC Electrical Characteristics (Continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

Note 2: Operating Ratings indicate conditions for which the device is intended to be functional. These ratings do not guarantee specific performance limits, however. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 3: All voltages are measured with respect to GND unless otherwise specified.

Note 4: See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any current Linear Data Book for other methods of soldering surface mount devices.

Note 5: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , Θ_{JA} and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\Theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{JMAX} = 150^{\circ}$ C, and the typical thermal resistance (Θ_{JA}) when board mounted is 61°C/W for the LMF90CCN and CIN, 134°C/W for the LMF90CCM and CWIM and 59°C/W for the LMF90CCJ, CJ and CMJ.

Note 6: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 7: Typicals are at $T_{\rm J}$ = 25°C and represent the most likely parametric norm.

Note 8: Tested Limits are guaranteed and 100% tested.

Note 9: Design Limits are guaranteed, but not 100% tested.

Note 10: When the input voltage (V_{IN}) at any pin exceeds the power supplies ($V_{IN} < V^-$ or $V_{IN} > V^+$), the current at that pin should be limited to 5 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 5 mA to four.





W (Pin 1)	This three-level logic input sets the width of the notch. Notch width is f_{c2} - f_{c1} (see <i>Figure</i> 1). When W is tied to V ⁺ (pin 14), GND (pin 13), or V ⁻ (pin 8), the notch width is 0.55 f_0 , 0.26 f_0 , or 0.127 f_0 , respectively.	V ⁻ (Pin 8)	This is the negative power supply pin. should be bypassed with at least a 0.1 µ capacitor. For single-supply operation connect this pin to system ground.
R (Pin 2)	This three-level logic input sets the ratio of the clock frequency (f_{CLK}) to the center frequency (f_{0}). When R is tied to V ⁺ , GND, or V ⁻ , the clock-to-center-frequency ratio is 33.33:1, 50:1, or 100:1, respectively.	V _{OUT} (Pin 9) D (Pin 10)	This is the filter output. This two-level logic input is used to set the depth of the notch (the attenuation at f, When D is tied to GND or V ⁻ , the typic notch depth is 48 dB or 39 dB, respectively. Note, however, that the notch depth
LD (Pin 3)	This three-level logic input sets the division factor of the clock frequency divider. When LD is tied to V^+ , GND, or V^- , the division factor is 716, 596, or 2, respectively.	V _{IN2} (Pin 11)	also dependent on the width setting (p 1). See the Electrical Characteristics f tested limits. This is the input to the difference amplifi
XTAL2 (Pin 4)		V _{IN2} (Pin 12)	This is the input to the unterence ampin section of the notch filter. This is the input to the internal bandpa filter. This pin is normally connected to p 11. For wide bandwidth applications, a anti-aliasing filter can be inserted betwee pin 11 and pin 12.
XTAL1 (Pin 5)	open.	GND (Pin 13) V ⁺ (Pin 14)	This is the analog ground reference for t LMF90. In split supply applications, GN should be connected to the syste ground. When operating the LMF90 from single positive power supply voltage, p 13 should be connected to a "clean" reference voltage midway between V^+ a V^- . This is the positive power supply pin.
CLK (Pin 6)	voltage on pin 3. This is the filter clock pin. The clock signal appearing on this pin is the filter clock	1.0 Defin	should be bypassed with at least a 0.1 , capacitor.
	(f_{CLK}). When using the internal crystal oscillator or an external clock signal applied to pin 5 while pin 7 is tied to V ⁺ , the CLK pin is the output of the divider and can be used to drive other LMF90s with its rail-to-rail output swing. When not using the internal crystal oscillator or an external clock on pin 5, the CLK pin can be used as a CMOS or TTL clock input provided that pin 7 is tied to GND or V ⁻ . For best performance, the duty cycle of a clock signal applied to this pin should be near 50%, especially at higher clock frequencies.	A _{max} : the max ter's passbard nominally equa A _{min} : the minir (See <i>Figure 1</i>) voltage applied Bandwidth (B quency betwee Cutoff Freque quencies, f _{C1}	kimum amount of gain variation within the d (See <i>Figure 1</i>). For the LMF90, A_{Max} al to 0.25 dB. mum attenuation within the notch's stopbar b. This parameter is adjusted by programmi d to pin 10 (D). W) or Passband Width: the difference in fir en the notch filter's two cutoff frequencies. Ency: for a notch filter, one of the two fir and f _{C2} that define the edges of the past two frequencies, the filter has a gain equal
XLS (Pin 7)	This is a three-level logic pin. When XLS is tied to V ⁺ , the crystal oscillator and frequency divider are enabled and CLK (pin 6) is an output. When XLS is tied to GND (pin 13), the crystal oscillator and frequency divider are disabled and pin 6 is an input for a clock swinging between V ⁻ and V ⁺ . When XLS is tied to V ⁻ , the crystal oscillator and frequency divider are disabled and pin 6 is a TTL level clock input for a clock signal swinging between GND and V ⁺ or between V ⁻ and GND.	<pre>fcLk: the frequ CLK pin. This quency. Deper (R), fcLk will b frequency of th fo or fNotch: t frequency is n which the gain calculating the Passband: for</pre>	Jency of the clock signal that appears at t frequency determines the filter's center finding on the programming voltage on pin- be either 33.33, 50, or 100 times the cent- ne notch. The center frequency of the notch filter. The heasured by finding the two frequencies in -3 dB relative to the passband gain, a ir geometrical mean.

Γ

1.0 Definition of Terms (Continued)

Passband Gain: the notch filter's gain for signal frequencies near dc or $f_{CLK}/2$. The passband gain of a notch filter is also called "H_{ON}". For the LMF90, the passband gain is nominally 0 dB.

Passband Ripple: the variation in gain within the filter's passband.

Stopband: for a notch filter, the range of frequencies for which the attenuation is at least A_{min} (fs1 to fs2) in Figure 1).

Stop Frequency: one of the two frequencies (f_{S1} and f_{S2}) at the edges of the notch's stopband.

Stopband Width (SBW): the difference in frequency between the two stopband edges (f_{S2}-f_{S1}).



FIGURE 1. General Form of Notch Response

2.0 Applications Information

2.1 FUNCTIONAL DESCRIPTION

The LMF90 uses switched-capacitor techniques to realize a fourth-order elliptic notch transfer function with 0.25 dB passband ripple. No external components other than supply bypass capacitors and a clock (or crystal) are required.

As is evident from the block diagram, the analog signal path consists of a fourth-order bandpass filter and a summing amplifier. The analog input signal is applied to the input of the bandpass filter, and to one of the summing amplifier inputs. The bandpass filter's output drives the other summing amplifier input. The output of the summing amplifier is the difference between the input signal and the bandpass output, and has a notch filter characteristic. Notch width and depth are controlled by the dc programming voltages applied to two pins (1 and 10), and the center frequency is proportional to the clock frequency, which may be generated externally or internally with the aid of an external crystal. The clock-to-center-frequency ratio can be one of three different values, and is selected by the voltage on a three-level logic input (pin 2).

The clock signal passes through a digital frequency divider circuit that can divide the clock frequency by any of three different factors before it reaches the filters. This divider can also be disabled, if desired. Pin 7 enables and disables the frequency divider and also configures the clock inputs for operation with an external CMOS or TTL clock or with the internal oscillator circuit.



2.0 Applications Information (Continued)

2.2 PROGRAMMING PINS

The LMF90 has five control pins that are used to program the filter's characteristics via a three-level logic scheme. In dual-supply applications, these inputs are tied to either V⁺, V⁻, or GND in order to select a particular set of characteristics. For example, the W input (pin 1) sets the filter's passband width to 0.55 f₀, 0.26 f₀ or 0.127 f₀ when the W input is connected to V⁺, GND, or V⁻, respectively. Applying V⁻ and GND to the D input (pin 10) will set the notch depth to 40 dB or 30 dB, respectively.

The R input (pin 2) is another three-level logic input, and it sets the clock-to-center-frequency ratio to 33.33:1, 50:1, or 100:1 for input voltages equal to V^+ , GND, or V^- , respectively. Note that the clock frequency referred to here is the frequency at the CLK pin and at the frequency divider output (if used). This is different from the frequency at the divider's input. LD (pin 3) sets the frequency divider's division factor to either 716, 596, or 2 for input voltages equal to V⁺, GND, or V⁻, respectively. XLS (pin 7) enables and disables the crystal oscillator and clock divider. When XLS is connected to the positive supply, the oscillator and divider are enabled, and CLK is the output of the divider and can drive the clock inputs of other LMF90s. When XLS is connected to GND. the oscillator and divider are disabled, and the CLK pin becomes a clock input for CMOS-level signals. Connecting XLS to the negative supply disables the oscillator and divider and causes CLK to operate as a TTL-level clock input.

Using an external 3.579545 MHz color television crystal with the internal oscillator and divider, it is possible to build a power line frequency notch for 50 Hz or 60 Hz line frequencies or their second and third harmonics using the LMF90. A 60 Hz notch is shown in the Typical Application circuit on the first page of this data sheet. Connecting LD to V⁺ changes the notch frequency to 50 Hz. Changing the clock-to-center-frequency ratio to 50:1 results in a second-harmonic notch, and a 33:1 ratio causes the LMF90 to notch the third harmonic.

Table I illustrates 18 different combinations of filter bandwidth, depth, and clock-to-center-frequency ratio obtained by choosing the appropriate W, D, and R programming voltages.

2.3 DIGITAL INPUTS AND OUTPUTS

As mentioned above, the CLK pin can serve as either an input or an output, depending on the programming voltage on XLS. When CLK is operating as a TTL input, it will operate properly in both dual-supply and single-supply applications, because it has two logic thresholds—one referred to V^- , and one referred to GND. When operating as an output, CLK swings rail-to-rail (CMOS logic levels).

XTAL1 and XTAL2 are the input and output pins for the internal crystal oscillator. When using the internal oscillator (XLS connected to V⁺), the crystal is connected between these two pins. When the internal oscillator is not used, XTAL2 should be left open. XTAL1 can be used as an input for an external CMOS-level clock signal swinging from V⁻ to V⁺. The frequency of the crystal or the external clock applied to XTAL1 will be divided by the internal frequency divider as determined by programming voltage on the LD pin.

2.4 SAMPLED-DATA SYSTEM CONSIDERATIONS OUTPUT STEPS

Because the LMF90 uses switched-capacitor techniques, its performance differs in several ways from non-sampled (continuous) circuits. The analog signal at the input to the internal bandpass filter (pin 12) is sampled during each clock cycle, and, since the output voltage can change only once every clock cycle, the result is a discontinuous output signal. The bandpass output takes the form of a series of voltage "steps", as shown in *Figure 3*. The steps are smaller when the clock frequency is much greater than the signal frequency.

Switched-capacitor techniques are used to set the summing amplifier's gain. Its input and feedback "resistors" are actually made from switches and capacitors. Two sets of these "resistors" are alternated during each clock cycle. Each time these gain-setting components are switched, there will be no feedback connected to the op amp for a short period of time (about 50 ns). This generates very low-amplitude output signals at $f_{CLK} + f_{IN}$, $f_{CLK} - f_{IN}$, $2 f_{CLK} + f_{IN}$, etc. The amplitude of each of these intermodulation components will typically be at least 70 dB below the input signal amplitude and well beyond the spectrum of interest.

F	2	V⁻	_ (f _{CLK} /f ₀ =	100)	GI	ND (f _{CLK} /f ₀	= 50)	v ⁺	$(f_{CLK}/f_0 =$	33.33)
D	w	A _{min} (dB)	BW/f ₀	SBW/f ₀	A _{min} (dB)	BW/f ₀	SBW/f ₀	A _{min} (dB)	BW/f ₀	SBW/f ₀
	V ⁻	-30	0.12	0.019	-30	0.12	0.019	-30	0.12	0.019
V ⁻	GND	-30	0.26	0.040	-30	0.26	0.040	-30	0.26	0.040
	V^+	-30	0.55	0.082	-30	0.55	0.082	-30	0.55	0.082
	v ⁻	-35	0.12	0.010	-35	0.12	0.010	-35	0.12	0.010
GND	GND	-40	0.26	0.024	-40	0.26	0.024	-40	0.26	0.024
	V ⁺	-40	0.55	0.050	-40	0.55	0.050	-40	0.55	0.050
I	-	10			10			10		

TABLE I. Operation of LMF90 Programming Pins. Values given are for nominal levels of attenuation.

2.0 Applications Information (Continued) ALIASING

Another important characteristic of sampled-data systems is their effect on signals at frequencies greater than one-half the sampling frequency. (The LMF90's sampling frequency is the same as the filter's clock frequency. This is the frequency at the CLK pin). If a signal with a frequency greater than one-half the sampling frequency is applied to the input of a sampled-data system, it will be "reflected" to a frequency less than one-half the sampling frequency. Thus, an input signal whose frequency is $f_S/2 + 10$ Hz will cause the system to respond as though the input frequency was $f_{\text{S}}/2$ -10 Hz. This phenomenon is known as "aliasing". Aliasing can be reduced or eliminated by limiting the input signal spectrum to less than $f_8/2$.

In some cases, it may be necessary to use a bandwidth limiting filter (often a simple passive RC low-pass) ahead of the bandpass input. Although the summing amplifier uses switched-capacitor techniques, it does not exhibit aliasing behavior, and the anti-aliasing filter need not be in its input signal path. The filter can be placed ahead of pin 12 as shown in Figure 4, with the non-band limited input signal applied to pin 11. The output spectrum will therefore be wideband, although limited by the bandwidth of the summing amplifier's output buffer amplifier (typically 1 MHz), even if f_{CLK} is less than 1 MHz. Phase shift in the anti-aliasing filter will affect the accuracy of the notch transfer func-

tion, however, so it is best to use the highest available clock-to-center-frequency ratio (100:1) and set the RC filter cutoff frequency to about 15 to 20 times the notch frequency. This will provide reasonable attenuation of high-frequency input signals, while avoiding degradation of the overall notch response. If the anti-aliasing filter's cutoff frequency is too low, it will introduce phase shift and gain errors large enough to shift the frequency of the notch and reduce its depth. A cutoff frequency that is too high may not provide sufficient attenuation of unwanted high-frequency signals.



TL/H/10354-7

FIGURE 3. Output waveform of a switched-capacitor filter. Note the voltage steps caused by sampling at the clock frequency.



13

2.0 Applications Information (Continued) NOISE

NOISE

Switched-capacitor filters have two kinds of noise at their outputs. There is a random, "thermal" noise component whose level is typically on the order of hundreds of microvolts. The other kind of noise is digital clock feedthrough. This will have an amplitude in the vicinity of 50 mV peak-topeak. In some applications, the clock noise frequency is so high compared to the signal frequency that it is unimportant. In other cases, clock noise may have to be removed from the output signal with, for example, a passive low-pass filter at the LMF90's output pin.

CLOCK FREQUENCY LIMITATIONS

The performance characteristics of a switched-capacitor filter depend on the switching (clock) frequency. At very low clock frequencies (below 10 Hz), the time between clock cycles is relatively long, and small parasitic leakage currents cause the internal capacitors to discharge sufficiently to affect the filter's offset voltage and gain. This effect becomes more pronounced at elevated operating temperatures.

At higher clock frequencies, performance deviations are primarily due to the reduced time available for the internal operational amplifiers to settle. Best performance with high clock frequencies will be obtained when the filter clock's duty cycle is 50%. The clock frequency divider, when used, provides a 50% duty cycle clock to the filter, but when an external clock is applied to CLK, it should have a duty cycle close to 50% for best performance.

Input Impedance

The input to the bandpass section of the LMF90 (V_{IN1}) is similar to the switched-capacitor circuit shown in *Figure 5*. During the first half of a clock cycle, the θ_1 switch closes, charging C_{IN} to the input voltage V_{IN}. During the second half-cycle, the θ_2 switch closes, and the charge on C_{IN} is transferred to the feedback capacitor. At frequencies well below the clock frequency, the input impedance approximates a resistor whose value is

$$R_{\rm IN} = \frac{1}{C_{\rm IN} \, f_{\rm CLH}}$$

At the bandpass filter input, $C_{\rm IN}$ is nominally 3.0 pF. For a worst-case calculation of effective R_{IN}, assume $C_{\rm IN}=$ 3.0 pF and f_{CLK}=1.5 MHz. Thus,

$$R_{IN}$$
 (Min) = $\frac{1}{4.5 \times 10^{-6}}$ = 222 k Ω .

At the maximum clock frequency of 1.5 MHz, the lowest typical value for the effective $R_{\rm IN}$ at the $V_{\rm IN1}$ input is therefore 222 k $\Omega.$ Note that $R_{\rm IN}$ increases as $f_{\rm CLK}$ decreases, so the input impedance will be greater than or equal to this value. Source impedance should be low enough that this input impedance doesn't significantly affect gain.

The summing amplifier input impedance at V_{IN2} is calculated in a similar manner, except that C_{IN} = 5.0 pF. This yields a minimum input impedance of 133 k Ω at V_{IN2}. When both inputs are connected together, the combined input impedance will be 83.3 k Ω with a 1.5 MHz filter clock.



FIGURE 5. Simplified LMF90 bandpass section input stage. At frequencies well below the center frequency, the input impedance appears to be resistive.

2.5 POWER SUPPLY AND CLOCK OPTIONS

The LMF90 is designed to operate from either single or dual power supply voltages from 5V to 15V. In either case, the supply pins should be well-bypassed to minimize any feed-through of power supply noise into the filter's signal path. Such feedthrough can significantly reduce the depth of the notch. For operation from dual supply voltages, connect V⁻ (pin 8) to the negative supply, GND (pin 13) to the system ground, and V⁺ to the positive supply.

For single supply operation, simply connect V⁻ to system ground and GND (Pin 13) to a "clean" reference voltage at mid-supply. This reference voltage can be developed with a pair of resistors and a capacitor as shown in *Figures 10* through *16*. Note that for single supply operation, the three-level logic inputs should be connected to system ground and V⁺/2 instead of V⁻ and GND. The CLK input will operate properly with TTL-level clock signals when the LMF90 is powered from either single or dual supplies because it has two TTL thresholds, one referred to the V⁻ pin and one referred to the GND pin. XLS should be connected to the V⁻ pin when an external TTL clock is used. *Figures 6* through *16* illustrate a wide variety of power supply and clock options.

















National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications