

## High Common Mode, Gain of 20, Bidirectional Precision Voltage Difference Amplifier

Check for Samples: [LMP8271](#)

### FEATURES

- Typical Values,  $T_A = 25^\circ\text{C}$
- Bidirectional current sense capability
- Input offset voltage  $\pm 1\text{ mV}$  max
- $\text{TCV}_{\text{OS}} \pm 15\text{ }\mu\text{V}/^\circ\text{C}$  max
- CMRR 80 dB min
- Output voltage swing Rail-to-rail
- Bandwidth 80 kHz
- Operating temperature range (ambient)  $-40^\circ\text{C}$

to  $125^\circ\text{C}$ 

- Supply voltage 4.75V to 5.5V
- Supply current 1 mA

### APPLICATIONS

- Fuel injection control
- High and low side driver configuration current sensing
- Power management systems

### DESCRIPTION


The LMP8271 is a fixed gain differential amplifier with a  $-2\text{V}$  to  $16\text{V}$  input common mode voltage range and a supply voltage range of 4.75V to 5.5V. The LMP8271 is part of the LMP™ precision amplifier family which will detect, amplify and filter small differential signals in the presence of high common mode voltages. The gain is fixed at 20 and is adequate to drive an ADC to full scale in most cases. This fixed gain is achieved in two separate stages, a preamplifier with gain of +10 and a second stage amplifier with a gain of +2. The internal signal path is brought out on two pins that provide a connection for a filter network.

The LMP8271 will function over an extended common mode input voltage range making the device suitable for applications with load dump events such as automotive systems.

The mid-rail offset adjustment pin enables the user to utilize this device for bidirectional current sensing. This is achieved by adjusting an externally set voltage reference. Accurate bidirectional load current measurements are achieved when monitoring the output with respect to this reference voltage.

### Typical Application

Figure 1. Low Side Current Sensing



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LMP is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2005–2011, Texas Instruments Incorporated



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## Absolute Maximum Ratings <sup>(1)</sup>

ESD Tolerance <sup>(2)</sup>	
Human Body Model	
For input pins only	±4000V
For All other pins	±2000V
Machine Model	200V
Supply Voltage ( $V_S$ - GND)	5.75V
Common Mode Voltage on +IN and -IN	
Transient (400 ms)	-7V to 45V
Storage Temperature Range	-65°C to +150°C
Junction Temperature <sup>(3)</sup>	+150°C max
Soldering Information	
Infrared or Convection (20 sec)	235°C
Wave Soldering Lead Temp. (10 sec)	260°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.
- (2) Human Body Model is 1.5 k $\Omega$  in series with 100 pF. Machine Model is 0 $\Omega$  in series with 200 pF.
- (3) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

## Operating Ratings <sup>(1)</sup>

Temperature Range	
Packaged Devices <sup>(2)</sup>	-40°C to +125°C
Supply Voltage ( $V_S$ - GND)	4.75V to 5.5V
Package Thermal Resistance ( $\theta_{JA}$ ) <sup>(2)</sup>	
8-Pin SOIC	190°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.
- (2) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.


## 5V Electrical Characteristics <sup>(1)</sup>

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{V}$ ,  $\text{GND} = 0$ ,  $-2\text{V} \leq V_{\text{CM}} \leq 16\text{V}$ ,  $R_L = \text{Open}$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions		Min	Typ (2)	Max	Units
$V_{\text{OS}}$	Input Offset Voltage	$V_{\text{CM}} = V_S/2$			$\pm 0.25$	$\pm 1.0$	mV
$\text{TC } V_{\text{OS}}$	Input Offset Voltage Drift	$V_{\text{CM}} = V_S/2$	$25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		$\pm 6$	<b><math>\pm 15</math></b>	$\mu\text{V}/^\circ\text{C}$
			$-40^\circ\text{C} \leq T_A \leq 25^\circ\text{C}$		$\pm 6$	<b><math>\pm 20</math></b>	
$A2 \text{ } I_B$	Input Bias Current of A2	(3)				<b><math>\pm 20</math></b>	nA
$I_S$	Supply Current				1.0	1.2 <b>1.4</b>	mA
$R_{\text{CM}}$	Input Impedance Common Mode			<b>160</b>	200	<b>240</b>	k $\Omega$
$R_{\text{DM}}$	Input Impedance Differential Mode			<b>320</b>	400	<b>480</b>	k $\Omega$
CMVR	Input Common-Mode Voltage Range			<b>-2</b>		<b>+16</b>	V
DC CMRR	DC Common Mode Rejection Ratio	$0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	$-2\text{V} \leq V_{\text{CM}} \leq 16\text{V}$	<b>80</b>	103		dB
		$-40^\circ\text{C} \leq T_A \leq 0^\circ\text{C}$	$-2\text{V} \leq V_{\text{CM}} \leq 16\text{V}$	<b>77</b>			
AC CMRR	AC Common Mode Rejection Ratio (4)	$-2\text{V} \leq V_{\text{CM}} \leq 16\text{V}$	$f = 1 \text{ kHz}$	80	95		dB
			$f = 10 \text{ kHz}$		78		
PSRR	Power Supply Rejection Ratio	$4.75\text{V} \leq V_S \leq 5.5\text{V}$		<b>70</b>	80		dB
$R_{\text{F-INT}}$	Filter Resistor			<b>97</b>	100	<b>103</b>	k $\Omega$
$\text{TCR}_{\text{F-INT}}$	Filter Resistor Drift				20		ppm/ $^\circ\text{C}$
	Midscale Offset Scaling Accuracy (Pin 7)					1	%
$A_V$	Total Gain			19.8	20	20.2	V/V
	Gain Drift				$\pm 2$	<b><math>\pm 25</math></b>	ppm/ $^\circ\text{C}$
$A_{V1}$	A1 Gain			9.9	10	10.1	V/V
$A_{V2}$	A2 Gain			1.98	2	2.02	V/V
$A1 \text{ } V_{\text{OUT}}$	A1 Output Voltage Swing		VOL		0.004	0.01	V
			VOH	4.80	4.95		
$A2 \text{ } V_{\text{OUT}}$	A2 Output Voltage Swing (5) (6)	$R_L = 100 \text{ k}\Omega$ on Output	VOL		0.007	0.02	V
			VOH	4.80	4.99		
		$R_L = 10 \text{ k}\Omega$ on Output	VOL		0.03		V
			VOH		4.95		
SR	Slew Rate (7)				0.7		V/ $\mu\text{s}$
BW	Bandwidth				80		kHz
Noise	0.1 Hz to 10 Hz				5.7		$\mu\text{V}_{\text{PP}}$
	Spectral Density	$f = 1 \text{ kHz}$			452		$\text{nV}/\sqrt{\text{Hz}}$

- (1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.
- (2) Typical values represent the parametric norm at the time of characterization.
- (3) Positive current corresponds to current flowing into the device.
- (4) AC Common Mode Signal is a  $16\text{V}_{\text{PP}}$  sine-wave (0V to 16V) at the given frequency.
- (5) For  $V_{\text{OL}}$ ,  $R_L$  is connected to  $V_S$  and for  $V_{\text{OH}}$ ,  $R_L$  is connected to GND.
- (6) For this test input is driven from A1 stage.
- (7) Slew rate is the average of the rising and falling slew rates.



## Connection Diagram




**Figure 2. Top View**

## Typical Performance Characteristics


Unless otherwise specified:  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{V}$ ,  $V_{CM} = V_S/2$




**Input Bias Current Over Temperature (A1 Inputs)**




**Input Bias Current Over Temperature (A2 Inputs)**



**Input Bias Current Over Temperature (A2 Inputs)**









**Input Referred Voltage Noise  
vs.  
Frequency**









## Typical Performance Characteristics (continued)

Unless otherwise specified:  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{V}$ ,  $V_{CM} = V_S/2$



## Typical Performance Characteristics (continued)

Unless otherwise specified:  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{V}$ ,  $V_{CM} = V_S/2$



## Application Note

### LMP8271

The LMP8271 is a single supply amplifier with a fixed gain of 20 and a common mode voltage range of  $-2\text{V}$  to  $16\text{V}$ . The fixed gain is achieved in two separate stages, a preamplifier with gain of +10 and a second stage amplifier with gain of +2. A block diagram of the LMP8271 is shown in [Figure 3](#).




Figure 3. LMP8271

The overall offset of the LMP8271 is minimized by trimming amplifier A1. This is done so that the output referred offset of A1 cancels the input referred offset of A2 or  $10V_{OS1} = -V_{OS2}$ .

Because of this offset voltage relationship, the offset of each individual amplifier stage may be more than the limit specified for the overall system in the datasheet tables. Care must be given when pin 3 and 4, A1 and A2, are connected to each other. If the signal going from A1 to A2 is amplified or attenuated (by use of amplifiers and resistors), the overall LMP8271 offset will be affected as a result. Filtering the signal between A1 and A2 or simply connecting the two pins will not change the offset of the LMP8271.

Referencing the input referred offset voltages of each stage, the following relationship holds:

$$\frac{(10V_{OS1}) + (V_{OS2})}{10} = V_{OS}(\text{LMP8271}) \quad (1)$$

If the signal on pin 3 is scaled, attenuated or amplified, by a factor **X** then the offset of the overall system will become:

$$\frac{(10V_{OS1}) \times (X) + (V_{OS2})}{10(X)} = V_{OS}(\text{LMP8271}) \quad (2)$$

## POWER SUPPLY DECOUPLING

In order to decouple the LMP8271 from AC noise on the power supply, it is recommended to use a 0.1 μF on the supply pin. It is best to use a 0.1 μF capacitor in parallel with a 10 μF capacitor. This will generate an AC path to ground for most frequency ranges and will greatly reduce the noise introduced by the power supply.

## LIFETIME DRIFT

Input Offset Voltage is an electrical parameter which may drift over time. This drift, known as lifetime drift, is very common in operational amplifiers; however, its effect is more evident in precision amplifiers. This is due to the very low Input Offset Voltage specifications in these amplifiers.


Numerous reliability tests have been performed to characterize this drift for the LMP8271. Prior to each long term reliability test the Input Offset Voltage of the LMP8271 was measured at room temperature. The LMP8271 was then subjected to a preconditioning sequence consisting of a 16 hour bake at 125°C; an unbiased 168 hour Temperature Humidity Storage Test ,THST, at 85°C and 85% humidity; four passes of infra-red reflow with a maximum temperature of 260°C; and finally one hundred 30 min Temperature Cycles ,TMCL, between -65°C and 150°C (15 min at each temperature).

The long term reliability tests include Operating Life Time, OPL, performed at 150°C for an extended period of time; Temperature Humidity Bias Testing, THBT, at 85°C and 85% humidity for an extended period of time and repeated cycles of TMCL.

The Offset Voltage was measured again after each reliability test at room temperature. The Offset Voltage Drift is the difference between the initial measurement, before preconditioning, and the later measurement, post preconditioning and reliability test.




Figure 4 below shows the offset voltage drift after preconditioning and 1000 hours of OPL.




**Figure 4. OPL Drift Histogram**

Figure 5 shows the offset voltage drift after preconditioning and 1000 hours of THBT.



**Figure 5. THBT Drift Histogram**


Figure 6 shows the offset voltage drift after preconditioning and a total of 1000 TMCL cycles.



**Figure 6. TMCL Drift Histogram**

## SECOND ORDER LOW-PASS FILTER

The LMP8271 can be effectively used to build a second order Sallen-Key low pass filter. The general filter is shown in [Figure 7](#)

**Figure 7. Second Order Low-Pass Filter**

With the general transfer function:

$$\frac{V_O}{V_{IN}} = \frac{K}{M - KN} \quad (3)$$

Where:

$$M = s^2 C_1 C_2 R_1 R_2 + s(R_1 C_1 + R_1 C_2 + C_1 R_2) + 1$$


$$N = s C_2 R_1 \quad (4)$$

and

$$\frac{1}{K} = \frac{1}{A_{VOL}} + \frac{R_3}{R_3 + R_4} \quad (5)$$

K represents sum of the DC closed loop gain and the non-ideality behavior of the operational amplifier. Assuming ideal behavior, the equation for K simply reduces to the DC gain, which is set to +2 for the LMP8271.

The LMP8271 can be used to realize this configuration as shown in [Figure 8](#):

**Figure 8. Low-Pass Filter With LMP8271**

Using [Equation 3](#), the filter parameters can be calculated as follows:

$$\omega_o = \frac{1}{\sqrt{R_1 R_2 C_1 C_2}}$$

$$f_c = \frac{1}{2\pi \sqrt{R_1 R_2 C_1 C_2}}$$


$$Q = \frac{\sqrt{R_1 R_2 C_1 C_2}}{R_1 C_1 + R_2 C_1 + (1-K) R_1 C_2}$$

(6)

for the LMP8271,  $R_1 = 100 \text{ k}\Omega$ . Setting  $R_1 = R_2$  and  $C_1 = C_2$  results in a low-pass filter with  $Q = 1$ . Since the values of resistors are predetermined, the corner frequency of this implementation of the filter depends on the capacitor values.

### MID-RAIL OFFSET ADJUSTMENT PIN

The external mid-rail offset adjustment pin enables the user to utilize the LMP8271 for bidirectional current sensing. If the offset pin, pin 7, is connected to ground then the LMP8271 is capable of sensing positive signals. When the offset pin is connected to  $V_S$  then  $1/2V_S$  is added to the output and under this condition the amplifier can sense both positive and negative signals. If this offset pin is connected to any voltage between ground and  $V_S$ , then the output is increased by a voltage equal to half of that offset. Namely, If the offset is connected to  $V_X$ , then the output increases by  $1/2V_X$ . This relationship is shown in Figure 9.



**Figure 9. Mid-Rail Offset Adjustment Pin Function**

Note that the offset pin, pin 7, needs to be connected at all times. If the pin is left floating, the LMP8271 will be operating in an undefined mode. Also pin 7 should be driven from a low impedance source.

In addition to shifting the output of the LMP8271 by  $1/2V_X$ , the offset voltage applied to the offset adjustment pin shifts the output of the first amplifier by  $1/2V_X$ . Figure 10 shows a simplified schematic of how this offset adjustment is done. Note that there is a proprietary level shift stage as well as an amplification stage before A1. The combination of these two stages and A1 provide the 10X gain and also shift the output voltage level by half of the offset voltage applied. The output of A1 with respect to the inputs shown ( $V_{IN}^+$  and  $V_{IN}^-$ ) is:

$$V_{OUT}(A1) = 10(V_{IN}^+ - V_{IN}^-) + 1/2 (V_{OFFSET})$$

The output of A2 with respect to its inputs, or the output of A1 is:

$$V_{OUT}(A2) = 1/2(V_{OFFSET}) + 2(V_{OUT}(A1) - 1/2 (V_{OFFSET}))$$

Therefore

$$V_{OUT}(A2) = 20(V_{IN}^+ - V_{IN}^-) + 1/2 (V_{OFFSET})$$

A2 has a gain of 2X and applying an offset voltage  $V_X$  will shift the output voltage level by  $1/2V_X$ . This shows that half of the voltage applied at the offset pin will be present on the output of both the amplification stages inside the LMP8271.




Figure 10. Mid-Rail Adjustment Pin Schematic

## CURRENT LOOP RECEIVER

Many types of process control instrumentation use 4 to 20 mA transmitters to transmit the sensor's analog value to a central control room. The LMP8271 can be used as a current loop receiver as shown in Figure 11.




Figure 11. Current Loop Receiver

## HIGH SIDE CURRENT SENSING

High side current measurement requires a differential amplifier with gain. Here the DC voltage source represents a common mode voltage with the +IN input at the supply voltage and the -IN input very close to the supply voltage. The LMP8271 can be used with a common mode voltage,  $V_{DC}$  in this case, of up to 16V.

The LMP8271 can be used for high side current sensing. The large common mode voltage range of this device allows it to sense signals outside of its supply voltage range. Also, the LMP8271 has very high CMRR, which enables it to sense very small signals in the presence of larger common mode signals. The system in Figure 12 couples these two characteristics of the LMP8271 in an automotive application. The signal through  $R_{S1}$  is detected and amplified by the LMP8271 in the presence of a common mode signal of up to 16V with the highest accuracy.




Figure 12. High Side Current Sensing

## LOW SIDE CURRENT SENSING

Low side current measurements can cause a problem for operational amplifiers by exceeding the negative common mode voltage limit of the device. In Figure 13, the load current is returning to the power source through a common connection that has a parasitic resistance. The voltage drop across the parasitic resistances can cause the ground connection of the measurement circuits to be at a positive voltage with respect to the common side of the sense resistor. This will result in one or both of the inputs to be negative with respect to the circuit's ground. The LMP8271 has a wide extended common mode voltage range of  $-2V$  to  $16V$  and will function in this condition.




Figure 13. Low Side Current Sensing

## GAINS OTHER THAN 20

The LMP8271 has an internal gain of  $+20$ ; however this gain can be modified. The signal path between the two amplifiers is available as external pins.

## GAINS LESS THAN 20

Figure 14 shows the configuration used to reduce the LMP8271 gain.




Figure 14. Gains Less Than 20

Where:

$$\text{GAIN (NEW)} = \frac{20 R_G}{R_G + 100 \text{ k}\Omega} \quad (7)$$

and

$$R_G = (100 \text{ k}\Omega) \frac{\text{GAIN (NEW)}}{20 - \text{GAIN (NEW)}} \quad (8)$$

## GAINS GREATER THAN 20

A higher gain can be achieved by using positive feedback on the second stage amplifier, A2, of the LMP8271.

Figure 15 shows the configuration:




Figure 15. Gains Greater Than 20

The total gain is given by:

$$\text{GAIN (NEW)} = \frac{20 R_G}{R_G - 100 \text{ k}\Omega} \quad (9)$$

which can be rearranged to calculate  $R_G$ :

$$R_G = (100 \text{ k}\Omega) \frac{\text{GAIN (NEW)}}{\text{GAIN (NEW)} - 20} \quad (10)$$

The inverting gain of the second amplifier is set at 2, giving a total system gain of 20. The non-inverting gain which is achieved through positive feedback can be less than or equal to this gain without any issues. This implies a total system gain of 40 or less is easily achievable. Once the positive gain surpasses the negative gain, the system might oscillate.

As the value of gain resistor,  $R_G$ , approaches that of the internal 100 k $\Omega$  resistor, maintaining gain accuracy will become more challenging. This is because Gain(new) is inversely proportional to  $(R_G - 100 \text{ k}\Omega)$ , see [Equation 9](#). As  $R_G \rightarrow 100 \text{ k}\Omega$ , the denominator of [Equation 9](#) gets smaller. This smaller value will be comparable to the tolerance of the 100 k $\Omega$  resistor and  $R_G$  and hence the gain will be dominated by accuracy level of these resistors and the gain tolerance will be determined by the tolerance of the external resistor used for  $R_G$  and the 3% tolerance of the internal 100 k $\Omega$  resistor.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)