

LMS1485 5V Low Power RS-485 Differential Bus Transceiver General Description

The LMS1485 is a low power differential bus/line transceiver designed for high speed bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines. It meets ANSI Standards TIA/EIA RS422-B. TIA/EIA RS485-A and ITU recommendation and V.11 and X.27.

The LMS1485 combines a TRI-STATE™ differential line driver and differential input receiver, both of which operate from a single 5.0V power supply. The driver and receiver have an active high and active low, respectively, that can be externally connected to function as a direction control. The driver and receiver differential inputs are internally connected to form differential input/output (I/O) bus ports that are designed to offer minimum loading to bus whenever the driver is disabled or when $V_{CC} = 0V$. These ports feature wide positive and negative common mode voltage ranges, making the device suitable for multipoint applications in noisy environments.

The LMS1485 is build with National's advanced BiCMOS process and is available in a 8-Pin SOIC package. It is a drop-in socket replacement to ADI's ADM1485 and LTC's IT1485.

Features

- Meet ANSI standard RS-485-A and RS-422-B
- Data rate 30Mbps
- Single supply voltage operation, 5V
- Wide input and output voltage range
- Thermal shutdown protection
- Short circuit protection
- Driver propagation delay 10ns
- Receiver propagation delay 25ns
- High impedance outputs with power off
- Open circuit fail-safe for receiver
- Extended operating temperature range –40°C to 85°C
- ESD rating 8kV HBM
- Drop-in replacement to ADM1485 and LT1485
- Available in 8-pin SOIC
- Low supply current, I_{CC} = 1mA

Applications

- Low power RS-485 systems
- Network hubs, bridges, and routers
- Point of sales equipment (ATM, barcode scanners,...)
- Local area networks (LAN)
- Integrated service digital network (ISDN)
- Industrial programmable logic controllers
- High speed parallel and serial applications
- Multipoint applications with noisy environment



A typical multipoint application is shown in the above figure. Terminating resistors, RT, are typically required but only located at the two ends of the cable. Pull up and pull down resistors maybe required at the end of the bus to provide failsafe biasing. The biasing resistors provide a bias to the cable when all drivers are in TRI-STATE, See National Application Note, AN-847 for further information.

MS1485 5V Low Power RS-485 Differential Bus Transceiver

July 2003

Connection Diagram



Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing	
	LMS1485M	LMS1485M	95 Units/Rail	M08A	
8-Pin SOIC	LMS1485MX	LIVIS 1405IVI	2.5k Units Tape and Reel		
0-FIII 3010	LMS1485IM		95 Units/Rail	WUOA	
	LMS1485IMX	LMS1485IM	2.5k Units Tape and Reel		

Pin Descriptions

Pin #	I/O	Name	Function
1	0	RO	Receiver Output: If A > B by 200 mV, RO will be high; If A < B by 200mV, RO will be low. RO
			will be high also if the inputs (A and B) are open (non-terminated)
2	1	RE	Receiver Output Enable: RO is enabled when RE is low; RO is in TRI-STATE when RE is high
3	1	DE	Driver Output Enable: The driver outputs (A and B) are enabled when DE is high; they are in
			TRI-STATE when DE is low. Pins A and B also function as the receiver input pins (see below)
4	1	DI	Driver Input: A low on DI forces A low and B high while a high on DI forces A high and B low
			when the driver is enabled
5	N/A	GND	Ground
6	I/O	A	Non-inverting Driver Output and Receiver Input pin. Driver Output levels conform to RS-485
			signaling levels
7	I/O	В	Inverting Driver Output and Receiver Input pin. Driver Output levels conform to RS-485 signaling
			levels
8	N/A	V _{cc}	Power Supply: $4.75V \le V_{CC} \le 5.25V$

Truth Table

DRIVER SECTION						
RE	DE	DI	A	В		
Х	Н	Н	Н	L		
Х	Н	L	L	Н		
Х	L	Х	Z	Z		
RECEIVER SECTION						
RE	DE	A-B		RO		
L	L	≥ +0.2V		Н		
L	L	≤ -0.2V		L		
Н	Х	Х		Z		
L	L	OPEN *		Н		

Note: * = Non Terminated, Open Input only

X = Irrelevant

Z = TRI-STATE

H = High level

L = Low level

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage, V_{CC} (Note 2)	7V
Input Voltage, V_{IN} (DI, DE, or \overline{RE})	–0.3V to V _{CC} + 0.3V
Voltage Range at Any Bus Terminal	
(AB)	-7V to 12V
Receiver Outputs	–0.3V to V _{CC} + 0.3V
Package Thermal Impedance, θ_{JA}	
SOIC (Note 3)	125°C/W
Junction Temperature (Note 3)	150°C
Operating Free-Air Temperature	
Range, T _A	
Commercial	0°C to 70°C
Industrial	–40°C to 85°C
Storage Temperature Range	–65°C to 150°C
ESD Rating (Note 4) (Note 8)	8kV

ESD Rating (Note 4) (Note 9) Soldering Information Infrared or Convection (20 sec.)

	Min	Nom	Max	
Supply Voltage, V _{CC}	4.75	5.0	5.25	V
Voltage at any Bus Terminal (Separately or Common Mode)	-7		12	V
V _{IN} or V _{IC}				
High-Level Input Voltage, V _{IH} (Note 5)	2			V
Low-Level Input Voltage, V			0.8	V
(Note 5)			0.0	v
Differential Input Voltage, V _{ID} (Note 6)			±12	V

Electrical Characteristics

Over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Driver Sec	ction					
V _{OD}	Differential Output Voltage	$R = \infty$ (Figure 1)			5	V
V _{OD1}	Differential Output Voltage	R = 50Ω (<i>Figure 1</i>), RS-422	2		5	V
V _{OD2}	Differential Output Voltage	R = 27Ω (<i>Figure 1</i>), RS-485	1.5		5	V
V _{OD3}	Differential Output Voltage	V _{TEST} = -7V to + 12V (<i>Figure 2</i>)	1.5		5	V
ΔV_{OD}	Change in Magnitude of Differential Output Voltage	$R = 27\Omega$ or 50Ω (<i>Figure 1</i>), (Note 7)	-0.2		0.2	V
V _{oc}	Common-Mode Output Voltage	$R = 27\Omega$ or 50Ω (<i>Figure 1</i>), (Note 7)			3	V
ΔV _{OC}	Change in Magnitude of Common-Mode Output Voltage	R = 27Ω or 50Ω (<i>Figure 1</i>), (Note 7)	-0.2		0.2	V
I _{OSD}	Short-Circuit Output Current	$V_{O} = High, -7V \le V_{CM} \le +12V$	-250		250	- mA
		V_{O} = Low, -7V $\leq V_{CM} \leq +12V$	-250		250	
V _{INL}	CMOS Input Logic Threshold Low	DE, DI, RE			0.8	V
V _{INH}	CMOS Input Logic Threshold High	DE, DI, RE	2			V
I _{IN}	Logic Input Current	DE, DI	-1		1	μA
Receiver \$	Section	-				
V _{TH}	Differential Input Threshold Voltage	$-7V \le V_{CM} \le + 12V$	-0.2		+0.2	V
ΔV_{TH}	Input Hysteresis Voltage $(V_{TH+} - V_{TH-})$	V _{CM} = 0		70		mV
R _{IN}	Input Resistance	$-7V \le V_{CM} \le + 12V$	12			kΩ
I _{IN}	Input Current (A, B)	V _{IN} = 12V			1	
		$V_{IN} = -7V$	-0.8			mA
I _{RE}	Logic Enable Input Current	RE	-1		1	μA
V _{OL}	CMOS Low-Level Output Voltage	I _{OL} = 4mA			0.4	V

LMS1485

2kV

235°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{он}	CMOS High-Level Output Voltage	$I_{OH} = -4mA$	4			V
I _{OSR}	Short-Circuit Output Current	$V_{O} = GND \text{ or } V_{CC}$	7		85	mA
l _{oz}	Tristate Output Leakage Current	0.4V ≤V _O ≤+2.4V	-1		1	μΑ
Power Su	pply Current	•		•		
I _{cc}	Supply Current	Driver Enabled, Output = No Load, Digital Inputs = GND or V_{CC}		1.1	2.2	mA
		Driver Disabled, Output = No Load, Digital Inputs = GND or V _{CC}		1	2.2	mA
Switching	Characteristics					
Driver						
T _{PLH} , T _{PHL}	Propagation Delay Input to Output	$R_L = 54\Omega, C_L = 100 pF$ (<i>Figure 3, Figure 7</i>)		11	20	ns
T _{SKEW}	Driver Output Skew	$R_L = 54\Omega, C_L = 100pF$ (<i>Figure 3, Figure 7</i>)		1		ns
T _R , T _F	Driver Rise and Fall Time	$R_L = 100\Omega, C_L = 100pF$ (<i>Figure 3, Figure 7</i>)		5	10	ns
T _{ENABLE}	Driver Enable to Ouput Valid Time	(Figure 4, Figure 8)		18	32	ns
T _{DISABLE}	Output Disable Time	(Figure 4, Figure 8)		20	40	ns
Receiver	•				•	
T _{plh} , T _{phl}	Propagation Delay Input to Output	$C_{L} = 15pF$ (<i>Figure 5, Figure 7</i>)	18	33	55	ns
T _{SKEW}	Receiver Output Skew	(Figure 5, Figure 7)		2		ns
T _{ENABLE}	Receiver Enable Time	(Figure 6, Figure 10)		6	25	ns
T _{DISABLE}	Receiver Disable Time	(Figure 6, Figure 10)		15	25	ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Note 2: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

Note 3: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Note 4: ESD rating based upon human body model, 100pF discharged through 1.5kΩ.

Note 5: Voltage limits apply to DI, DE, \overline{RE} pins.

Note 6: Differential input/output bus voltage is measured at the non-inverting terminal A with respect to the inverting terminal B.

Note 7: $|\Delta V_{OD}|$ and $|\Delta V_{OC}|$ are changes in magnitude of V_{OD} and V_{OC} , respectively when the input changes from high to low levels.

Note 8: ESD rating applies to pins 6 and 7

Note 9: ESD rating applies to pins 1, 2, 3, 4, 5 and 8

Typical Performance Characteristics

Receiver Output Low Voltage vs. Output Current



Receiver Output High Voltage vs. Temperature



Driver Differential Output Voltage vs. Output Current



Receiver Output High Voltage vs. Output Current



Receiver Output Low Voltage vs. Temperature



Driver Differential Output Voltage vs. Temperature R_L = 54 Ω



LMS1485

Typical Performance Characteristics (Continued)

Driver Output Low Voltage vs. Output Current









Receiver Skew vs. Temperature



Parameter Measuring Information





















www.national.com

LMS1485

Parameter Measuring Information (Continued)



FIGURE 6. Test Circuit for Receiver Enable / Disable

Switching Characteristics



FIGURE 7. Driver Propagation Delay, Rise / Fall Time



FIGURE 8. Driver Enable / Disable Time



FIGURE 9. Receiver Propagation Delay



FIGURE 10. Receiver Enable / Disable Time

Application Information

POWER LINE NOISE FILTERING

A factor to consider in designing power and ground is noise filtering. A noise filtering circuit is designed to prevent noise generated by the integrated circuit (IC) as well as noise entering the IC from other devices. A common filtering method is to place by-pass capacitors (C_{bp}) between the power and ground lines.

Placing a by-pass capacitor (C_{bp}) with the correct value at the proper location solves many power supply noise problems. Choosing the correct capacitor value is based upon the desired noise filtering range. Since capacitors are not

ideal, they may act more like inductors or resistors over a specific frequency range. Thus, many times two by-pass capacitors may be used to filter a wider bandwidth of noise. It is highly recommended to place a larger capacitor, such as 10 μ F, between the power supply pin and ground to filter out low frequencies and a 0.1 μ F to filter out high frequencies.

By pass-capacitors must be mounted as close as possible to the IC to be effective. Long leads produce higher impedance at higher frequencies due to stray inductance. Thus, this will reduce the by-pass capacitor's effectiveness. Surface mounted chip capacitors are the best solution because they have lower inductance.



FIGURE 11. Placement of by-pass Capacitors, C_{bp}



National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

www.national.com

Support Center

Tel: 1-800-272-9959

Email: new.feedback@nsc.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +44 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

4 (0) 870 24 0 2171 3 (0) 1 41 91 8790

Support Center

Email: ap.support@nsc.com

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.