

LMS1485 5V Low Power RS-485 Differential Bus Transceiver

Check for Samples: [LMS1485](#)

FEATURES

- Meet ANSI standard RS-485-A and RS-422-B
- Data rate 30Mbps
- Single supply voltage operation, 5V
- Wide input and output voltage range
- Thermal shutdown protection
- Short circuit protection
- Driver propagation delay 10ns
- Receiver propagation delay 25ns
- High impedance outputs with power off
- Open circuit fail-safe for receiver
- Extended operating temperature range -40°C to 85°C
- ESD rating 8kV HBM
- Drop-in replacement to ADM1485 and LT1485

- Available in 8-pin SOIC
- Low supply current, $I_{CC} = 1\text{mA}$

APPLICATIONS

- Low power RS-485 systems
- Network hubs, bridges, and routers
- Point of sales equipment (ATM, barcode scanners,...)
- Local area networks (LAN)
- Integrated service digital network (ISDN)
- Industrial programmable logic controllers
- High speed parallel and serial applications
- Multipoint applications with noisy environment

DESCRIPTION

The LMS1485 is a low power differential bus/line transceiver designed for high speed bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines. It meets ANSI Standards TIA/EIA RS422-B, TIA/EIA RS485-A and ITU recommendation and V.11 and X.27.

The LMS1485 combines a TRI-STATE™ differential line driver and differential input receiver, both of which operate from a single 5.0V power supply. The driver and receiver have an active high and active low, respectively, that can be externally connected to function as a direction control. The driver and receiver differential inputs are internally connected to form differential input/output (I/O) bus ports that are designed to offer minimum loading to bus whenever the driver is disabled or when $V_{CC} = 0\text{V}$. These ports feature wide positive and negative common mode voltage ranges, making the device suitable for multipoint applications in noisy environments.

The LMS1485 is built with National's advanced BiCMOS process and is available in a 8-Pin SOIC package. It is a drop-in socket replacement to ADI's ADM1485 and LTC's LT1485.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


TRI-STATE is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Typical Application



A typical multipoint application is shown in the above figure. Terminating resistors, R_T , are typically required but only located at the two ends of the cable. Pull up and pull down resistors maybe required at the end of the bus to provide failsafe biasing. The biasing resistors provide a bias to the cable when all drivers are in TRI-STATE, See National Application Note, AN-847 for further information.

**8-Pin SOIC
Top View**



Pin Descriptions

Pin #	I/O	Name	Function
1	O	RO	Receiver Output: If $A > B$ by 200 mV, RO will be high; If $A < B$ by 200mV, RO will be low. RO will be high also if the inputs (A and B) are open (non-terminated)
2	I	\overline{RE}	Receiver Output Enable: RO is enabled when \overline{RE} is low; RO is in TRI-STATE when \overline{RE} is high
3	I	DE	Driver Output Enable: The driver outputs (A and B) are enabled when DE is high; they are in TRI-STATE when DE is low. Pins A and B also function as the receiver input pins (see below)
4	I	DI	Driver Input: A low on DI forces A low and B high while a high on DI forces A high and B low when the driver is enabled
5	N/A	GND	Ground
6	I/O	A	Non-inverting Driver Output and Receiver Input pin. Driver Output levels conform to RS-485 signaling levels
7	I/O	B	Inverting Driver Output and Receiver Input pin. Driver Output levels conform to RS-485 signaling levels
8	N/A	V_{CC}	Power Supply: $4.75V \leq V_{CC} \leq 5.25V$

Table 1. Truth Table ⁽¹⁾

DRIVER SECTION				
\overline{RE}	DE	DI	A	B
X	H	H	H	L
X	H	L	L	H
X	L	X	Z	Z
RECEIVER SECTION				
\overline{RE}	DE	A-B		RO
L	L	$\geq +0.2V$		H
L	L	$\leq -0.2V$		L
H	X	X		Z
L	L	OPEN *		H

(1) * = Non Terminated, Open Input only, X = Irrelevant, Z = TRI-STATE, H = High level, L = Low level

Absolute Maximum Ratings ⁽¹⁾

Supply Voltage, V_{CC} ⁽²⁾	7V
Input Voltage, V_{IN} (DI, DE, or \overline{RE})	-0.3V to $V_{CC} + 0.3V$
Voltage Range at Any Bus Terminal (AB)	-7V to 12V
Receiver Outputs	-0.3V to $V_{CC} + 0.3V$
Package Thermal Impedance, θ_{JA}	
SOIC ⁽³⁾	125°C/W
Junction Temperature ⁽³⁾	150°C
Operating Free-Air Temperature Range, T_A	
Commercial	0°C to 70°C
Industrial	-40°C to 85°C
Storage Temperature Range	-65°C to 150°C
ESD Rating ^{(4) (5)}	8kV
ESD Rating ^{(4) (6)}	2kV
Soldering Information	
Infrared or Convection (20 sec.)	235°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics
- (2) All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.
- (3) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.
- (4) ESD rating based upon human body model, 100pF discharged through 1.5k Ω .
- (5) ESD rating applies to pins 6 and 7
- (6) ESD rating applies to pins 1, 2, 3, 4, 5 and 8

Operating Ratings

	Min	Nom	Max	
Supply Voltage, V_{CC}	4.75	5.0	5.25	V
Voltage at any Bus Terminal (Separately or Common Mode)	-7		12	V
V_{IN} or V_{IC}				
High-Level Input Voltage, V_{IH} ⁽¹⁾	2			V
Low-Level Input Voltage, V_{IL} ⁽¹⁾			0.8	V
Differential Input Voltage, V_{ID} ⁽²⁾			± 12	V

- (1) Voltage limits apply to DI, DE, \overline{RE} pins.
- (2) Differential input/output bus voltage is measured at the non-inverting terminal A with respect to the inverting terminal B.

Electrical Characteristics

Over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
Driver Section						
V_{OD}	Differential Output Voltage	$R = \infty$ (Figure 1)			5	V
V_{OD1}	Differential Output Voltage	$R = 50\Omega$ (Figure 1), RS-422	2		5	V
V_{OD2}	Differential Output Voltage	$R = 27\Omega$ (Figure 1), RS-485	1.5		5	V
V_{OD3}	Differential Output Voltage	$V_{TEST} = -7V$ to $+12V$ (Figure 2)	1.5		5	V
ΔV_{OD}	Change in Magnitude of Differential Output Voltage	$R = 27\Omega$ or 50Ω (Figure 1), ⁽¹⁾	-0.2		0.2	V
V_{OC}	Common-Mode Output Voltage	$R = 27\Omega$ or 50Ω (Figure 1), ⁽¹⁾			3	V
ΔV_{OC}	Change in Magnitude of Common-Mode Output Voltage	$R = 27\Omega$ or 50Ω (Figure 1), ⁽¹⁾	-0.2		0.2	V
I_{OSD}	Short-Circuit Output Current	$V_O = \text{High}, -7V \leq V_{CM} \leq +12V$	-250		250	mA
		$V_O = \text{Low}, -7V \leq V_{CM} \leq +12V$	-250		250	
V_{INL}	CMOS Input Logic Threshold Low	DE, DI, \overline{RE}			0.8	V
V_{INH}	CMOS Input Logic Threshold High	DE, DI, \overline{RE}	2			V
I_{IN}	Logic Input Current	DE, DI	-1		1	μA
Receiver Section						
V_{TH}	Differential Input Threshold Voltage	$-7V \leq V_{CM} \leq +12V$	-0.2		+0.2	V
ΔV_{TH}	Input Hysteresis Voltage ($V_{TH+} - V_{TH-}$)	$V_{CM} = 0$		70		mV
R_{IN}	Input Resistance	$-7V \leq V_{CM} \leq +12V$	12			k Ω
I_{IN}	Input Current (A, B)	$V_{IN} = 12V$			1	mA
		$V_{IN} = -7V$	-0.8			
I_{RE}	Logic Enable Input Current	\overline{RE}	-1		1	μA
V_{OL}	CMOS Low-Level Output Voltage	$I_{OL} = 4\text{mA}$			0.4	V
V_{OH}	CMOS High-Level Output Voltage	$I_{OH} = -4\text{mA}$	4			V
I_{OSR}	Short-Circuit Output Current	$V_O = \text{GND}$ or V_{CC}	7		85	mA
I_{OZ}	Tristate Output Leakage Current	$0.4V \leq V_O \leq +2.4V$	-1		1	μA
Power Supply Current						
I_{CC}	Supply Current	Driver Enabled, Output = No Load, Digital Inputs = GND or V_{CC}		1.1	2.2	mA
		Driver Disabled, Output = No Load, Digital Inputs = GND or V_{CC}		1	2.2	mA
Switching Characteristics						
Driver						
T_{PLH}, T_{PHL}	Propagation Delay Input to Output	$R_L = 54\Omega, C_L = 100\text{pF}$ (Figure 3, Figure 7)		11	20	ns
T_{SKEW}	Driver Output Skew	$R_L = 54\Omega, C_L = 100\text{pF}$ (Figure 3, Figure 7)		1		ns
T_R, T_F	Driver Rise and Fall Time	$R_L = 100\Omega, C_L = 100\text{pF}$ (Figure 3, Figure 7)		5	10	ns
T_{ENABLE}	Driver Enable to Output Valid Time	(Figure 4, Figure 8)		18	32	ns
$T_{DISABLE}$	Output Disable Time	(Figure 4, Figure 8)		20	40	ns
Receiver						

(1) $|\Delta V_{OD}|$ and $|\Delta V_{OC}|$ are changes in magnitude of V_{OD} and V_{OC} , respectively when the input changes from high to low levels.


Electrical Characteristics (continued)

Over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


Symbol	Parameter	Conditions	Min	Typ	Max	Units
T _{PLH} , T _{PHL}	Propagation Delay Input to Output	C _L = 15pF (Figure 5 , Figure 7)	18	33	55	ns
T _{SKEW}	Receiver Output Skew	(Figure 5 , Figure 7)		2		ns
T _{ENABLE}	Receiver Enable Time	(Figure 6 , Figure 10)		6	25	ns
T _{DISABLE}	Receiver Disable Time	(Figure 6 , Figure 10)		15	25	ns

Typical Performance Characteristics


Receiver Output Low Voltage vs. Output Current




Receiver Output High Voltage vs. Output Current




Receiver Output High Voltage vs. Temperature




Receiver Output Low Voltage vs. Temperature



Driver Differential Output Voltage vs. Output Current




Driver Differential Output Voltage vs. Temperature
R_L = 54Ω




Typical Performance Characteristics (continued)


Driver Output Low Voltage vs. Output Current




Driver Output High Voltage vs. Output Current




Supply Current vs. Temperature



Receiver Skew vs. Temperature



Driver Skew vs. Temperature



Parameter Measuring Information




Figure 1. Test Circuit for V_{OD} and V_{OC}




Figure 2. Test Circuit for V_{OD3}




Figure 3. Test Circuit for Driver Propagation Delay




Figure 4. Test Circuit for Driver Enable / Disable




Figure 5. Test Circuit for Receiver Propagation Delay




Figure 6. Test Circuit for Receiver Enable / Disable

Switching Characteristics




Figure 7. Driver Propagation Delay, Rise / Fall Time




Figure 8. Driver Enable / Disable Time




Figure 9. Receiver Propagation Delay

APPLICATION INFORMATION

POWER LINE NOISE FILTERING

A factor to consider in designing power and ground is noise filtering. A noise filtering circuit is designed to prevent noise generated by the integrated circuit (IC) as well as noise entering the IC from other devices. A common filtering method is to place by-pass capacitors (C_{bp}) between the power and ground lines.

Placing a by-pass capacitor (C_{bp}) with the correct value at the proper location solves many power supply noise problems. Choosing the correct capacitor value is based upon the desired noise filtering range. Since capacitors are not ideal, they may act more like inductors or resistors over a specific frequency range. Thus, many times two by-pass capacitors may be used to filter a wider bandwidth of noise. It is highly recommended to place a larger capacitor, such as $10\mu\text{F}$, between the power supply pin and ground to filter out low frequencies and a $0.1\mu\text{F}$ to filter out high frequencies.

By pass-capacitors must be mounted as close as possible to the IC to be effective. Long leads produce higher impedance at higher frequencies due to stray inductance. Thus, this will reduce the by-pass capacitor's effectiveness. Surface mounted chip capacitors are the best solution because they have lower inductance.




Figure 11. Placement of by-pass Capacitors, C_{bp}

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com