LMV1024, LMV1026

SNAS295B - MARCH 2005-REVISED JULY 2009

www.ti.com

LMV1024/LMV1026 (Stereo) PDM Output with Pre-Amplifier for Electret Microphones

Check for Samples: LMV1024, LMV1026

FEATURES

- (Typical V_{DD} = 1.8V, CLOCK = 1.2 MHz, f_{INPUT} = 1 kHz, V_{INPUT} = 18 mV_{PP}, unless otherwise specified)
- Enhanced high-performance, full PDM output from the element
- · Stereo chipset and array routing
- SNR A-weighted 59 dB
- Digital A-weighted noise floor -89 dBFS
- Supply current 518 μA
- Clock frequency 400 kHz to 2.4 MHz
- Total harmonic distortion 0.03%
- Power supply rejection ratio 100 dB
- Adhesion technology >1 kg
- · Highly integrated stereo or mono signaling
- · Maximized system performance

- Reduced components and layout
- RF (buzz noise) managed with 4 wire signaling
- Thinnest 0.35 mm micro SMD packaging

APPLICATIONS

- Digital output audio subsystems and stereo arrays
- Electret condenser microphones with all digital output
- Portable communications and small form factor
- Digital audio computing or voice security
- Automotive or array systems
- Headphone and Headset accessories

DESCRIPTION

National's LMV1024 and LMV1026 stereo amplifiers are solutions for the new generation of voice enrichment capabilities. National has integrated sigma delta modulation and analog cores to improve the voice quality and the performance and to support designer's choices.

Each 20 kHz preamplifier drives a Pulse Density Modulated (PDM) signal at an over sampled 60 bit stream, offering versatility. These solutions provide immediate conversion to high performance audio spectrum, thus completing a high quality audio system. The LMV1024 and LMV1026 operate from 1.6V to 3V.

National's new adjustable clock frequency technology is designed for stereo, performance and ease of use. The stereo function is either a rising or falling edge clock command. The high drive, robust PDM signal directly from an ECM (Electret Condenser Microphone), upgrades existing lower quality, low-level signal constraints.

These advanced mixed signal preamplifiers cleanly, accurately and creatively eliminate older, poorer quality systems, which restricted performance and versatility. The 4-wire PDM signaling reduces RF noise and simplifies layout. Using National's PDM solutions is the choice for higher quality mono or stereo and multi-array applications.


National's 518µA circuits deliver stereo portability with audio quality bandwidth. These solutions enable rapid system evaluation and enhance consumer satisfaction. National provides the LMV1024 and LMV1026 in 6-bump micro SMD packages with 1 kg adhesion properties.

₩.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Typical Application



For a stereo application, see STEREO OPERATION in the Application Section.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)

- 10 - 0 - 10 - 10 - 10 - 10 - 10 - 10	
ESD Tolerance ⁽²⁾	
Human Body Model	2500V
Machine Model	250V
Supply Voltage	
V _{DD} - GND	3.3V
Storage Temperature Range	−65°C to 150°C
Junction Temperature ⁽³⁾	150°C max
Mounting Temperature	
Infrared or Convection (20 sec.)	235°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.
- (2) The Human Body Model (HBM) is 1.5 k Ω in series with 100 pF. The Machine Model is 0 Ω in series with 200 pF.
- (3) The maximum power dissipation is a function of T_{J(MAX)}, θ_{JA} and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} T_A)/θ_{JA}. All numbers apply for packages soldered directly into a PC board.

Operating Ratings (1)

Operating Natings	
Supply Voltage	1.6V to 3.0V
Input Clock Frequency	400 kHz to 2.4 MHz
Duty Cycle	40% to 60%
Operating Temperature Range	−40°C to 85°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

SNAS295B-MARCH 2005-REVISED JULY 2009

1.8V Electrical Characteristics (1)

Unless otherwise specified, all limits are guaranteed for $T_J = 25^{\circ}\text{C}$, $V_{DD} = 1.8\text{V}$, $V_{IN} = 18 \text{ mV}_{PP}$, $f_{CLK} = 1.2 \text{ MHz}$, Duty Cycle = 50% and 100 nF capacitor between V_{REF} and GND. **Boldface** limits apply at the temperature extremes.

Symbol	ool Parameter Conditions		Min (2)	Typ (3)	Max (2)	Units	
SNR	Signal to Noise Ratio	f _{IN} = 1 kHz, A-Weighted		59		dB	
e _N	Digital Noise Floor (Integrated)	f = 20 Hz to 10 kHz, A-Weighted, 4.7 pF Capacitor Connected from Input to GND to Simulate ECM, No Signal		-89		dBFS(A)	
THD	Total Harmonic Distortion	$f_{IN} = 1 \text{ kHz}, V_{IN} = 18 \text{ mV}_{PP}$		0.03		%	
I _{DD}	Supply Current	V _{IN} = GND, CLK = ON, High Impedance Load ⁽⁴⁾		518		μΑ	
		V _{IN} = GND, CLK = OFF		503	600		
V _{IL}	CLOCK Input Logic Low Level				0.3	V	
V _{IH}	CLOCK Input Logic High Level		1.5			V	
V _{OL}	DATA Output Logic Low Level				0.1	V	
V _{OH}	DATA Output Logic High Level		1.7			V	
V _{IN}	Max Input Signal	f _{IN} = 1 kHz, THD < 1%		243		mV_{PP}	
V _{OUT}	Max Output Signal	f _{IN} = 1 kHz, THD < 1%		-6.8		dBFS	
PSRR	Power Supply Rejection Ratio	V_{IN} = GND, Test Signal on V_{DD} = 217 Hz, 100 m V_{PP}		100		dB	
t _A	Time from CLOCK Transition to	LMV1024: On Rising Edge of the CLOCK					
	DATA Becoming High Impedance (See also Figure 11, Application Section)	LMV1026: On Falling Edge of the CLOCK	65	65		ns	
t _B	Time from CLOCK Transition to DATA Becoming Valid (See also Figure 11, Application Section)	LMV1024: On Falling Edge of the CLOCK	90			ns	
		LMV1026: On Rising Edge of the CLOCK					
C _{IN}	Input Capacitance			2		pF	
R _{IN}	Input Impedance			1000		ΜΩ	

Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$.

Product Folder Links: LMV1024 LMV1026

All limits are guaranteed by design or statistical analysis. Typical values represent the most likely parametric norm.

The Supply Current depends on the applied Clock Frequency and the load on the DATA output.



2.7V Electrical Characteristics (1)

Unless otherwise specified, all limits are guaranteed for $T_J = 25^{\circ}C$, $V_{DD} = 2.7V$, $V_{IN} = 18$ mV_{PP}, $f_{CLK} = 1.2$ MHz, Duty Cycle = 50% and 100 nF capacitor between V_{REF} and GND. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter Conditions		Min (2)	Тур (3)	Max (2)	Units
SNR	Signal to Noise Ratio	f _{IN} = 1 kHz, A-Weighted		59		dB
e _n	Digital Noise Floor (Integrated)	f = 20 Hz to 10 kHz, A-Weighted, 4.7 pF Capacitor Connected from Input to GND to Simulate ECM, No Signal		-89		dBFS(A)
THD	Total Harmonic Distortion	$f_{IN} = 1 \text{ kHz}, V_{IN} = 18 \text{ mV}_{PP}$		0.03		%
I _{DD}	Supply Current	V _{IN} = GND, CLK = ON, High Impedance Load ⁽⁴⁾		535		μА
		V _{IN} = GND, CLK = OFF		519	650	
V_{LOW}	CLOCK Logic Low Level				0.3	V
V_{HIGH}	CLOCK Logic High Level		2.4			V
V_{OL}	DATA Output Logic Low Level				0.1	V
V_{OH}	DATA Output Logic High Level		2.6			V
V_{IN}	Max Input Signal	f _{IN} = 1 kHz, THD < 1%		249		mV_{PP}
V_{OUT}	Max Output Signal	f _{IN} = 1 kHz, THD < 1%		-6.6		dBFS
PSRR	Power Supply Rejection Ratio	V_{IN} = GND, Test Signal on V_{DD} = 217 Hz, 100 m V_{PP}		100		dB
t _A	Time from CLOCK Transition to DATA Becoming High Impedance (See also Figure 11, Application Section)	LMV1024: On Rising Edge of the CLOCK				
		LMV1026: On Falling Edge of the CLOCK	65	65		ns
t _B	Time from CLOCK Transition to DATA Becoming Valid (See also Figure 11, Application Section)	LMV1024: On Falling Edge of the CLOCK	90	90		ns
		LMV1026: On Rising Edge of the CLOCK				
C _{IN}	Input Capacitance			2		pF
R_{IN}	Input Impedance			1000		МΩ

⁽¹⁾ Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$. All limits are guaranteed by design or statistical analysis.

- Typical values represent the most likely parametric norm.
- The Supply Current depends on the applied Clock Frequency and the load on the DATA output.

Connection Diagram

Large Dome 6-Bump Ultra Thin micro SMD





Figure 1. Top View

SNAS295B - MARCH 2005 - REVISED JULY 2009

Table 1. Pin Descriptions

	Pin	Name	Description
Power Supply	A2	V _{DD}	Positive supply voltage
	C1	GND	Ground
Input	C2	Input	The microphone is connected to this input pin.
Reference	B1	V_{REF}	A capacitor of 100 nF is connected between V _{REF} and ground. This capacitor is used to filter the internal converter reference voltage.
Clock Input	A1	Clock	The user adjustable clock frequency ranges from 400 kHz to 2.4 MHz.
Data Output	B2	Data	Over sampled bitstream output. Data is valid if clock is LOW (LMV1024). The data of the LMV1026 data is valid when clock is HIGH. When the data is not valid the data output is Hi-Z. For exact specifications see the Application section.

Block Diagram





Copyright © 2005–2009, Texas Instruments Incorporated




Typical Performance Characteristics


Unless otherwise specified, measurements are performed on an LMV1024 with V_{DD} = 1.8V, Clock Duty Cycle = 50% and a 100 nF capacitor is placed between V_{REF} and GND, T_J = 25°C.









SNR, SINAD and -THD vs.






SNR, SINAD and -THD vs. Input Amplitude




SNR, SINAD and -THD




STRUMENTS

Typical Performance Characteristics (continued)

Unless otherwise specified, measurements are performed on an LMV1024 with V_{DD} = 1.8V, Clock Duty Cycle = 50% and a 100 nF capacitor is placed between V_{REF} and GND, T_J = 25°C.




SNR, SINAD and -THD




vs. Output


SNR, SINAD and -THD







SNR, SINAD and -THD




OUTPUT (dBFS)

SNR, SINAD and -THD

-20

-30


-50






Typical Performance Characteristics (continued)

Unless otherwise specified, measurements are performed on an LMV1024 with V_{DD} = 1.8V, Clock Duty Cycle = 50% and a 100 nF capacitor is placed between V_{REF} and GND, T_J = 25°C.




FREQUENCY (Hz)




NSTRUMENTS


Typical Performance Characteristics (continued)

Unless otherwise specified, measurements are performed on an LMV1024 with V_{DD} = 1.8V, Clock Duty Cycle = 50% and a 100 nF capacitor is placed between V_{REF} and GND, T_J = 25°C.



FREQUENCY (Hz)









Typical Performance Characteristics (continued)

Unless otherwise specified, measurements are performed on an LMV1024 with V_{DD} = 1.8V, Clock Duty Cycle = 50% and a 100 nF capacitor is placed between V_{REF} and GND, T_J = 25°C.




INPUT AMPLITUDE (mV_{PP})




NSTRUMENTS


Typical Performance Characteristics (continued)

Unless otherwise specified, measurements are performed on an LMV1024 with V_{DD} = 1.8V, Clock Duty Cycle = 50% and a 100 nF capacitor is placed between V_{REF} and GND, $T_J = 25$ °C.





FREQUENCY (Hz)



Copyright © 2005-2009, Texas Instruments Incorporated

-50

10

100

FREQUENCY (Hz)

10k



Application Section

The LMV1024/LMV1026 consist of a pre-amplifier and sigma delta converter for placement inside an electret condenser microphone (ECM). The output of the LMV1024/LMV1026 is a robust digital serial bit stream eliminating the sensitive low-level analog signals of conventional JFET microphones. This application section describes, among others, a typical application, a sensitivity comparison between different ECM types, stereo operation and layout recommendations on the ECM PCBs.

TYPICAL APPLICATION

Figure 2 depicts a typical application, where the LMV1024 or LMV1026 is built inside the ECM canister. This ECM can be directly connected to a DSP in a digital audio system, like a baseband chip in a cell phone. Connecting is easy because of the digital LMV1024/LMV1026 interface. A digital filter in the DSP or Baseband decimates the audio signal.




Figure 2. Typical Application

BUILT-IN PRE-AMPLIFIER / ADC

The LMV1024/LMV1026 are offered in a space saving small 6-bump micro SMD package in order to fit inside small ECM canisters. The LMV1024 or LMV1026 IC is placed on the PCB. This PCB forms the bottom of the microphone, which is placed in the cell phone.




Figure 3. Built-in Pre-Amplifier / ADC

Figure 4 depicts a cross section of a microphone with the IC inside the ECM canister. The PCB of the microphone has 4 pads that connects V_{DD} , Ground, DATA and the CLOCK.

SNAS295B -MARCH 2005-REVISED JULY 2009




Figure 4. Cross section of a Microphone

A-WEIGHTED FILTER

The human ear has a frequency range from about 20 Hz to 20 kHz. Within this range the sensitivity of the human ear is not equal for each frequency. In order to approach a natural hearing response, weighting filters are introduced. One of these filters is the A-weighted filter. The A-weighted filter is commonly used in signal-to-noise ratio measurements, where sound is compared to device noise. The filter improves the correlation of the measured data to the signal-to-noise ratio perceived by the human ear.




Figure 5. A-weighted Filter

SENSITIVITY

Sensitivity is a measure for the transfer from the applied acoustic signal to the output of the microphone. Conventional JFET microphones and microphones with built-in gain have a sensitivity that is expressed in dB(V/Pa), where 0dB = 1V/Pa. A certain pressure on the electret of the microphone gives a certain voltage at the output of the microphone. Since the LMV1024 microphone has a digital output, the sensitivity will be stated in dB(Full Scale/Pascal) or dB(FS/Pa) as opposed to conventional microphones. This section compares the various microphone types and their sensitivity. Examples are given to calculate the resulting output for a given sound pressure.

Sound Pressure Level

The volume of sound applied to a microphone is usually stated as a sound pressure in dB SPL. This unity of dB SPL refers to the threshold of hearing of the human ear. The sound pressure in decibels is defined by:

$$SPL = 20 \log (P_M/P_O)$$

Where, SPL is the Sound Pressure in dB SPLP_M is the measured absolute sound pressure in PaP_O is the threshold of hearing (20 μ Pa)

In order to calculate the resulting output voltage of the electret element for a given sound pressure in dB SPL, the absolute sound pressure P_M must be known. This is the absolute sound pressure in decibels referred to 1 Pa instead of 20 μ Pa.

Copyright © 2005–2009, Texas Instruments Incorporated

TEXAS INSTRUMENTS

SNAS295B - MARCH 2005 - REVISED JULY 2009

www.ti.com

The absolute sound pressure P_M in dBPa is given by: P_M = SPL (dB SPL) + P_O (dBPa) P_M = SPL + 20*log 20 μ Pa P_M = SPL - 94 dB

JFET Microphone

Translation from the absolute sound pressure level to a voltage can be done when the electrets sensitivity is known. A typical electret element has a sensitivity of -44 dB(V/Pa). This is also the typical sensitivity number for the JFET microphone, since a JFET usually has a gain of about 1x (0 dB). A block diagram of a microphone with a JFET is given in Figure 6.

Example: Busy traffic has a Sound Pressure of 70 dB SPL.

Microphone Output = SPL + C + S

Where,SPL is the Sound Pressure in dB SPLC is the dB SPL to dBPa conversion (-94 dB)S is the Sensitivity in dB(V/Pa)

Microphone Output = 70 - 94 - 44 = -68 dBVThis is equivalent to 1.13 mV_{PP}.

The analog output signal is so low that it can easily be distorted by interference from outside the microphone. Additional gain is desirable to make the signal less sensitive to interference.




Figure 6. Microphone Sensitivity

Microphone with Additional Gain

When gain is added to the electret element, the analog signal becomes larger and therefore more robust. This can be accomplished by using a pre-amplifier with a higher gain then the JFET. The sensitivity of the microphone consists of the sensitivity of the electret plus the gain of the pre-amplifier. When choosing National Semiconductor's LMV1015-15 for instance, a gain of 15 dB is added by the pre-amplifier. This results in a sensitivity of -29 dB(V/Pa) with a typical electret element of -44 dB(V/Pa). National Semiconductor has a wide range of pre-amplifiers with different gain factors, which can be used to replace the JFET inside the microphone canister. Please visit www.national.com for more information on the LMV1015 and LMV1032 pre-amplifier series. A block diagram with the LMV1015 pre-amplifier inside an ECM is given in Figure 6.

Copyright © 2005–2009, Texas Instruments Incorporated

SNAS295B - MARCH 2005 - REVISED JULY 2009

www.ti.com

When taking the same example of busy traffic (70 dB SPL), the output voltage of the microphone with the LMV1015 is:

Microphone Output = SP + C + S

Where,SP is the Sound Pressure in dB SPLC is the dB SPL to dBPa conversion (-94 dB)S is the Sensitivity in dB(V/Pa)

Microphone output = 70 - 94 - 29 = -53 dBV. This is equivalent to 6.33 mV_{PP}.

The pre-amplifier with additional gain reduces the impact of noise on the wiring / traces from the microphone to the baseband chip significantly. To minimize interference ultimately, an Analog-to-Digital converter is integrated in both the LMV1024/LMV1026, realizing a digital interface between the microphone and the baseband.

Digital Microphone

By integrating the Analog-to-Digital converter (ADC) in the LMV1024/LMV1026 all analog signals are kept within the "shielded" microphone canister. The output is a digital interface that is robust and insensitive to interference and noise from outside the canister. The output is expressed in dBFS and therefore the sensitivity is also stated in dB(FS/Pa) instead of dB(V/Pa). To calculate the digital output (Data) in dBFS the following equation can be written for the LMV1024/LMV1026:

Digital Output =
$$10 \text{ LOG}\left[\frac{P_{\text{INPUT}}}{P_{\text{REF}}}\right] + A$$
 (1)

Where,

P_{REF} is the reference power, which is defined as the maximum allowed input power (Full Scale). P_{INPUT} is the applied power on the input pin and "A" is the gain of the pre-amplifier in decibels.

Written into voltages, the equation is:

Digital Output =
$$20 \text{ LOG}\left[\frac{V_{\text{INPUT}}}{V_{\text{REF}}}\right] + A$$
 (2)

Or in decibels:Digital Output (dBFS) = Input (dBV) - Reference (dB) + A

Where,Input = 20 Log V_{INPUT} (V_{RMS})Ref = 20 Log V_{REF} (V_{RMS})A is the Gain (dB)

For the LMV1024/LMV1026 the reference voltage V_{REF} is 1.5 V_P (1.06 V_{RMS}) and the Gain A is 15.7 dB. These parameters are fixed inside the device. Knowing this, Equation 2 can be simplified:

Digital Output (dBFS) = V_{INPLIT} (dBV) - 0.5 + 15.7Digital Output (dBFS) = V_{INPLIT} (dBV) + 15.2

The sensitivity of the digital microphone is the sensitivity of a conventional microphone plus the input to output transfer of the LMV1024. The sensitivity of a typical digital microphone is therefore: -44 + 15.2 = -28.8 dB(FS/Pa).

Digital Output = SP + C + S

Where,SP is the Sound Pressure in dB SPLC is the dB SPL to dBPa conversion (-94 dB)S is the Sensitivity in dB(V/Pa)

Taking the example of busy traffic (70 dB SPL) again results in the following digital output (dBFS):

Digital Output (dBFS) = SP - C + SDigital Output (dBFS) = 70 - 94 - 28.8 = -52.8 dBFS

ANALOG-TO-DIGITAL CONVERTER

The ADC used in the LMV1024/LMV1026 is an one bit sigma delta converter with a Pulse Density Modulated output signal (PDM). The output of this ADC can be either High (one) or Low (zero). Assume that the LMV1024/LMV1026 input is at the minimum level. In that case the DATA output will produce almost only "zeros". When the input increases, the amount of "ones" increases too. At mid-point, where the input is 0V, the number of "zeros" will equal the number of "ones". At the time that the input approaches the maximum level, the DATA output produces a majority of "ones". Figure 7 shows the resulting DATA output as function of the input.




Figure 7. DATA Output versus Input Amplitude

An important characteristic of the sigma delta converter is that the noise is shifted out of the band to frequencies above the band of interest. The band that can be used (Audio Bandwidth) relates directly the applied clock frequency. Table 2 shows the relation between the Clock Frequency and a couple of common Audio Bandwidths.

Table 2. Audio Bandwidth vs. Clock Frequency

Clock Frequency	Audio Bandwidth
408 kHz	3.4 kHz
960 kHz	8 kHz
1.2 MHz	10 kHz
1.92 MHz	16 kHz
2.4 MHz	20 kHz

The high corner of the band of interest (knee) is determined by the clock frequency divided by 2 times the OSR. The factor of two comes from the Nyquist theorem. The over sampling ratio (OSR) of this particular ADC is chosen at 60. This sets the high corner of the band at the clock frequency divided by 120. For instance when a bandwidth of 10 kHz is desired, the clock frequency needs to be 1.2 MHz or higher. Figure 8 depicts the noise shaping effect in a frequency spectrum plot, where a 1 kHz signal is applied.




Figure 8. Frequency Spectrum

To eliminate the noise above the band of interest a low pass decimation filter is implemented in the baseband chip or DSP. The resulting frequency spectrum contains only the frequency components left within the band of interest. Figure 9 depicts the frequency spectrum after filtering.

Product Folder Links: LMV1024 LMV1026




Figure 9. Frequency Spectrum after Filtering

STEREO OPERATION

The LMV1024 and the LMV1026 are designed to operate together in a stereo solution with two microphones. One microphone will have a LMV1024 built-in and the other will have a LMV1026 built-in. These two microphones share the same interface lines to minimize wiring (Figure 10).




Figure 10. Stereo Application

Both microphones produce valid data in only one half of a clock cycle to allow the two microphones to operate on the same I/O lines (Data and Clock). To avoid overlap between the drivers of the microphones, one microphone always goes into a high impedance state before the second microphone starts driving the data-line. The LMV1024 is positive edge triggered while the LMV1026 is negative edge triggered. The timing between the two microphones is shown in Figure 11. For exact timing values, please see the Electrical Characteristics table.




Figure 11. Timing

SNAS295B-MARCH 2005-REVISED JULY 2009

LAYOUT CONSIDERATIONS

To obtain the best possible performance from the microphone, special care needs to be taken for the design of the PCB. Especially the $V_{\rm IN}$ trace is very sensitive as it is connected to the high impedance electret element. It is essential to isolate and shield the $V_{\rm IN}$ trace as much as possible from the digital signal traces (DATA and CLOCK). This needs to be done to avoid any switching noise coupling directly into the input of the IC. An example of a PCB layout is given in Figure 12. The microphone PCB has two capacitors. One capacitor (100 nF) is connected to the reference pin of the LMV1024/LMV1026. The other capacitor (10 nF) is used as decoupling for high frequencies on the supply. No capacitors should be placed on the data output of the LMV1024/LMV1026 since it will only load the output driver and would degrade the performance. This is opposite to the regular analog phantom biased microphones, where capacitors are needed to improve RFI.




Figure 12. PCB Layout

Product Folder Links: LMV1024 LMV1026

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>