LMX2301

LMX2301 PLLatinum 160 MHz Frequency Synthesizer for RF Personal

Communications



Literature Number: SNAS107A



LMX2301 PLLatinum[™] 160 MHz Frequency Synthesizer for RF Personal Communications

General Description

The LMX2301 is a high performance frequency synthesizer designed for RF operation up to 160 MHz. It is fabricated using National's ABiC IV BiCMOS process.

LMX2301, which employs the digital phase lock loop technique, combined with a high quality reference oscillator and a loop filter, provides the tuning voltage for the voltage controlled oscillator to generate a very stable, low noise local oscillator signal.

Serial data is transferred into the LMX2301 via a three line MICROWIRE™ interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V.

The LMX2301 features very low current consumption, typically 2 mA at 3V.

The LMX2301 is available in a TSSOP 20-pin surface mount plastic package.

Features

- RF operation up to 160 MHz
- 2.7V to 5.5V operation
- Low current consumption:
- $I_{CC} = 2 \text{ mA}$ (typ) at $V_{CC} = 3V$
- Internal balanced, low leakage charge pump
- Small-outline, plastic, surface mount TSSOP, 0.173" wide package

Applications

- Analog Cellular telephone systems (AMPS, ETACS, NMT)
- Portable wireless communications (PCS/PCN, cordless)
- Other wireless communication systems



LMX2301 PLLatinum 160 MHz Frequency Synthesizer for RF Personal Communications

PRELIMINARY

November 1996

			LMX2301
			$\begin{array}{c ccccc} & & & & & & & & & & & & & & & & &$
	escriptio	-	Dundation
Pin No.	Pin Name OSC _{IN}	1/0	Description Oscillator input. A CMOS inverting gate input intended for connection to a crystal resonator for
I	USCIN		operation as an oscillator. The input has a V _{CC} /2 input threshold and can be driven from an external CMOS or TTL logic gate. May also be from a reference oscillator.
3	OSCOUT	0	Oscillator output.
4	VP		Power supply for charge pump. Must be \geq V _{CC} .
5	V _{CC}		Power supply voltage input. Input may range from 2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
6	Do	0	Internal charge pump output. For connection to a loop filter for driving the input of an external VCO.
7	GND		Ground.
8	LD	0	Lock detect. Output provided to indicate when the VCO frequency is in "lock". When the loop is locked, the pin's output is HIGH with narrow low pulses.
10	f _{IN}	I	RF buffer input. Small signal input from the VCO.
11	CLOCK		High impedance CMOS Clock input. Data is clocked in on the rising edge, into the various counters and registers.
13	DATA	I	Binary serial data input. Data entered MSB first. LSB is control bit. High impedance CMOS input
14	LE		Load enable input (with internal pull-up resistor). When LE transitions HIGH, data stored in the shift registers is loaded into the appropriate latch (control bit dependent). Clock must be low when LE toggles high or low. See Serial Data Input Timing Diagram.
15	FC	I	Phase control select (with internal pull-up resistor). When FC is LOW, the polarity of the phase comparator and charge pump combination is reversed.
16	BISW	0	Analog switch output. When LE is HIGH, the analog switch is ON, routing the internal charge pump output through BISW (as well as through D_0).
17	fout	0	Monitor pin of phase comparator input. CMOS output.
18	φ _p	0	Output for external charge pump. $\phi_{\rm p}$ is an open drain N-channel transistor and requires a pull-u resistor.
19	PWDN		Power Down (with internal pull-up resistor). PWDN = HIGH for normal operation. PWDN = LOW for power saving. Power down function is gated by the return of the charge pump to a TRI-STATE condition.
20	φ _r	0	Output for external charge pump. ϕ_r is a CMOS logic output.



Absolute Maximum Ratings (Notes 1 and 2) If Military/Aerospace specified devices are required,

please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Power Supply Voltage

Power Supply vollage	
Vcc	-0.3V to $+6.5V$
66	
VP	-0.3V to +6.5V
Voltage on Any Pin with $GND = 0V (V_I)$	$-0.3V$ to $V_{\mbox{CC}}$ $+0.3V$
Storage Temperature Range (T _S)	-65°C to +150°C
Lead Temperature (TL) (solder, 4 sec.)	+ 260°C

Recommended Operating Conditions

Power Supply Voltage

V _{CC}	2.7V to 5.5V
VP	V_{CC} to $+5.5V$
Operating Temperature (T _A)	-40°C to +85°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Elec-trical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: This device is a high performance RF integrated circuit with an ESD rating <2 keV and is ESD sensitive. Handling and assembly of this device should only be done at ESD workstations.

Electrical Characteristics $V_{CC} = 5V$, $V_P = 5V$; $-40^{\circ}C < T_A < 85^{\circ}C$, except as specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Icc	Power Supply Current	$V_{CC} = 3.0V$		2.0	5	mA
		$V_{\rm CC} = 5.0 V$		3.0		mA
I _{CC-PWDN}	Power Down Current	$V_{CC} = 3.0V$		30	180	μΑ
		$V_{\rm CC} = 5.0 V$		60	350	μΑ
f _{IN}	RF Input Operating Frequency		45		160	MHz
fosc	Oscillator Input Operating Frequency		5		20	MHz
fφ	Phase Detector Frequency				10	MHz
Pf _{IN}	Input Sensitivity	$V_{CC} = 2.7V \text{ to } 5.5V$	-10		+6	dBm
V _{OSC}	Oscillator Sensitivity	OSCIN	0.5			V _{PP}
V _{IH}	High-Level Input Voltage	*	0.7 V _{CC}			V
V _{IL}	Low-Level Input Voltage	*			0.3 V _{CC}	V
I _{IH}	High-Level Input Current (Clock, Data)	$V_{IH} = V_{CC} = 5.5V$	-1.0		1.0	μΑ
IIL	Low-Level Input Current (Clock, Data)	$V_{\rm IL}=0V, V_{\rm CC}=5.5V$	-1.0		1.0	μΑ
IIH	Oscillator Input Current	$V_{IH} = V_{CC} = 5.5V$			100	μΑ
IIL		$V_{\rm IL} = 0V, V_{\rm CC} = 5.5V$	- 100			μΑ
IIH	High-Level Input Current (LE, FC)	$V_{IH} = V_{CC} = 5.5V$	-1.0		1.0	μΑ
IIL	Low-Level Input Current (LE, FC)	$V_{IL} = 0V, V_{CC} = 5.5V$	-100		1.0	μΑ

*Except $f_{\mbox{IN}}$ and $\mbox{OSC}_{\mbox{IN}}$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I _{Do} -source	Charge Pump Output Current	$V_{D_0} = V_P/2$		-5.0		mA
I _{Do} -sink		$V_{D_0} = V_P/2$		5.0		mA
I _{Do} -Tri	Charge Pump TRI-STATE® Current	$\begin{array}{l} 0.5V \leq V_{D_O} \leq V_P - 0.5V \\ T_A = 25^\circ C \end{array}$	-5.0		5.0	nA
V _{OH}	High-Level Output Voltage	$I_{OH} = -1.0 \text{ mA}^{**}$	$V_{CC} - 0.8$			V
V _{OL}	Low-Level Output Voltage	I _{OL} = 1.0 mA**			0.4	V
V _{OH}	High-Level Output Voltage (OSC _{OUT})	I _{OH} = -200 μA	$V_{\rm CC}-0.8$			V
V _{OL}	Low-Level Output Voltage (OSC _{OUT})	I _{OL} = 200 μA			0.4	V
I _{OL}	Open Drain Output Current (ϕ_{p})	$V_{CC}=5.0V, V_{OL}=0.4V$	1.0			mA
I _{OH}	Open Drain Output Current (ϕ_p)	$V_{OH} = 5.5V$			100	μΑ
R _{ON}	Analog Switch ON Resistance			100		Ω
t _{CS}	Data to Clock Set Up Time	See Data Input Timing	50			ns
t _{CH}	Data to Clock Hold Time	See Data Input Timing	10			ns
tсwн	Clock Pulse Width High	See Data Input Timing	50			ns
t _{CWL}	Clock Pulse Width Low	See Data Input Timing	50			ns
t _{ES}	Clock to Enable Set Up Time	See Data Input Timing	50			ns
t _{EW}	Enable Pulse Width	See Data Input Timing	50			ns

**Except OSC_{OUT}

Functional Description

The simplified block diagram below shows the 19-bit data register, the 14-bit R Counter and the R15 Latch, and the 11-bit N Counter (intermediate latches are not shown). The data stream is clocked (on the rising edge) into the DATA input, MSB first. If the Control Bit (last bit input) is HIGH, the DATA is transferred into the R Counter (programmable reference divider) and the S Latch (power up counter reset). If the Control Bit (LSB) is LOW, the DATA is transferred into the N Counter (programmable divider).







Analog Switch

The analog switch is useful for radio systems that utilize a frequency scanning mode and a narrow band mode. The purpose of the analog switch is to decrease the loop filter time constant, allowing the VCO to adjust to its new frequency in a shorter amount of time. This is achieved by adding another filter stage in parallel. The output of the charge pump is normally through the D_o pin, but when LE is set HIGH, the charge pump output also becomes available at BISW. A typical circuit is shown below. The second filter stage (LPF-2) is effective only when the switch is closed (in the scanning mode).







s given in equation 5.

$$\omega_{\rm D} = 1/\sqrt{T2 \bullet T1}$$
(5)

For the loop to be stable the unity gain point must occur before the phase reaches -180 degrees. We therefore want the phase margin to be at a maximum when the magnitude of the open loop gain equals 1. Equation 2 then gives

$$C1 = \frac{K\phi \bullet K_{VCO} \bullet T1}{\omega_p^2 \bullet N \bullet T2} \left\| \frac{(1 + j\omega_p \bullet T2)}{(1 + j\omega_p \bullet T1)} \right\|$$
(6)

Closed Loop Gain = θ_0/θ_i = G(s)/[1 + H(s) G(s)]

Κφ

Open Loop Gain = θ_i/θ_e = H(s) G(s) = K ϕ Z(s) K_{VCO}/Ns

Z(s)

1/N

vco

s

 Θ_{\circ}

TL/W/12458-27

Θ

Σ

Θ

Application Information (Continued)

Therefore, if we specify the loop bandwidth, ω_p , and the phase margin, ϕ_p , Equations 1 through 6 allow us to calculate the two time constants, T1 and T2, as shown in equations 7 and 8. A common rule of thumb is to begin your design with a 45° phase margin.

$$T1 = \frac{\sec \phi_p - \tan \phi_p}{\omega_p}$$
(7)
$$T2 = \frac{1}{\omega_p^2 \bullet T1}$$
(8)

From the time constants T1, and T2, and the loop bandwidth, ω_p , the values for C1, R2, and C2 are obtained in equations 9 to 11.

$$C1 = \frac{T1}{T2} \bullet \frac{K\phi \bullet K_{VCO}}{\omega_p^2 \bullet N} \sqrt{\frac{1 + (\omega_p \bullet T2)^2}{1 + (\omega_p \bullet T1)^2}}$$
(9)

$$C2 = C1 \bullet \left(\frac{T2}{T1} - 1\right) \tag{10}$$

$$R2 = \frac{T2}{C2}$$
(11)

 K_{VCO} (MHz/V) Voltage Controlled Oscillator (VCO) Tuning Voltage constant. The frequency vs voltage tuning ratio.
 Kφ (mA) Phase detector/charge pump gain constant. The ratio of the current output to the input phase differential.

N Main divider ratio. Equal to RF_{opt}/f_{ref} RF_{opt} (MHz) Radio Frequency output of the VCO at which the loop filter is optimized.

f_{ref} (kHz) Frequency of the phase detector inputs. Usually equivalent to the RF channel spacing.

1

In choosing the loop filter components a trade off must be made between lock time, noise, stability, and reference spurs. The greater the loop bandwidth the faster the lock time will be, but a large loop bandwidth could result in higher reference spurs. Wider loop bandwidths generally improve close in phase noise but may increase integrated phase noise depending on the reference input, VCO and division ratios used. The reference spurs can be reduced by reducing the loop bandwidth or by adding more low pass filter stages but the lock time will increase and stability will decrease as a result.

THIRD ORDER FILTER

A low pass filter section may be needed for some applications that require additional rejection of the reference sidebands, or spurs. This configuration is given in *Figure 4*. In order to compensate for the added low pass section, the component values are recalculated using the new open loop unity gain frequency. The degradation of phase margin caused by the added low pass is then mitigated by slightly increasing C1 and C2 while slightly decreasing R2.

The added attenuation from the low pass filter is:

$$ATTEN = 20 \log[(2\pi f_{ref} \bullet R3 \bullet C3)^2 + 1]$$
(12)
Defining the additional time constant as

$$T3 = R3 \bullet C3 \tag{13}$$

(17)

Then in terms of the attenuation of the reference spurs added by the low pass pole we have

$$T3 = \sqrt{\frac{10^{\text{ATTEN}/20} - 1}{(2\pi \bullet f_{\text{ref}})^2}}$$
(14)

We then use the calculated value for loop bandwidth ω_c in equation 11, to determine the loop filter component values in equations 15–17. ω_c is slightly less than ω_p , therefore the frequency jump lock time will increase.

$$\omega_{\rm c} = \frac{\tan\phi \bullet (T1 + T3)}{[(T1 + T3)^2 + T1 \bullet T3]} \bullet \left[\sqrt{1 + \frac{(T1 + T3)^2 + T1 \bullet T3}{[\tan\phi \bullet (T1 + T3)^2}} - 1 \right]$$
(15)

$$C1 = \frac{T1}{T2} \bullet \frac{K\phi \bullet K_{VCO}}{\omega_c^2 \bullet N} \bullet \left[\frac{(1 + \omega_c^2 \bullet T2^2)}{(1 + \omega_c^2 \bullet T1^2)(1 + \omega_c^2 \bullet T3^2)} \right]^{\frac{1}{2}}$$

Application Information (Continued) EXTERNAL CHARGE PUMP

The LMX PLLatinum series of frequency synthesizers are equipped with an internal balanced charge pump as well as outputs for driving an external charge pump. Although the superior performance of NSC's on board charge pump eliminates the need for an external charge pump in most applications, certain system requirements are more stringent. In these cases, using an external charge pump allows the designer to take direct control of such parameters as charge pump voltage swing, current magnitude, TRI-STATE leakage, and temperature compensation.

One possible architecture for an external charge pump current source is shown in *Figure 9*. The signals ϕ_p and ϕ_r in the diagram, correspond to the phase detector outputs of the LMX2301 frequency synthesizer. These logic signals are converted into current pulses, using the circuitry shown in *Figure 9*, to enable either charging or discharging of the loop filter components to control the output frequency of the PLL.

Referring to *Figure 9*, the design goal is to generate a 5 mA current which is relatively constant to within 0.5V of the power supply rail. To accomplish this, it is important to establish as large of a voltage drop across R5, R8 as possible without saturating Q2, Q4. A voltage of approximately 300 mV provides a good compromise. This allows the current source reference being generated to be relatively repeatable in the absence of good Q1, Q2/Q3, Q4 matching. (Matched transistor pairs is recommended.) The ϕp and ϕr outputs are rated for a maximum output load current of 1 mA while 5 mA current sources are desired. The voltages developed across R4, 9 will consequently be approximately 258 mV, or 42 mV \leq R8, 5, due to the current density differences {0.026*1n (5 mA/1 mA)} through the Q1, Q2/Q3, Q4 pairs.

In order to calculate the value of R7 it is necessary to first estimate the forward base to emitter voltage drop (Vfn,p) of the transistors used, the V_{OL} drop of ϕ p, and the V_{OH} drop of ϕ r's under 1 mA loads. (ϕ p's V_{OL} < 0.1V and ϕ r's V_{OH} < 0.1V.)

Knowing these parameters along with the desired current allow us to design a simple external charge pump. Separating the pump up and pump down circuits facilitates the nodal analysis and give the following equations.

$$\begin{split} \mathsf{R}_4 &= \frac{\mathsf{V}_{\mathsf{R5}} - \mathsf{V}_\mathsf{T} \bullet \mathsf{ln} \Big(\frac{\mathsf{lsource}}{\mathsf{ip} \mathsf{ max}} \Big)}{\mathsf{l}_{\mathsf{source}}} \\ \mathsf{R}_9 &= \frac{\mathsf{V}_{\mathsf{R8}} - \mathsf{V}_\mathsf{T} \bullet \mathsf{ln} \Big(\frac{\mathsf{lsink}}{\mathsf{in} \mathsf{ max}} \Big)}{\mathsf{l}_{\mathsf{sink}}} \\ \mathsf{R}_5 &= \frac{\mathsf{V}_{\mathsf{R5}}}{\mathsf{ip} \mathsf{ max}} \\ \mathsf{R}_8 &= \frac{\mathsf{V}_{\mathsf{R8}}}{\mathsf{ir} \mathsf{ max}} \\ \mathsf{R}_6 &= \frac{(\mathsf{V}_\mathsf{P} - \mathsf{V}_{\mathsf{VOL}} \mathsf{\phi} \mathsf{p}) - (\mathsf{V}_{\mathsf{R5}} + \mathsf{Vfp})}{\mathsf{ip} \mathsf{ max}} \\ \mathsf{R}_7 &= \frac{(\mathsf{V}_\mathsf{P} - \mathsf{V}_{\mathsf{VOH}} \mathsf{\phi} \mathsf{r}) - (\mathsf{V}_{\mathsf{R8}} + \mathsf{Vfn})}{\mathsf{imax}} \end{split}$$

EXAMPLE

Typical Device Parameters $\beta_{\rm n} = 100, \, \beta_{\rm p} = 50$ Typical System Parameters $V_{P} = 5.0V;$ $V_{cntl} = 0.5V - 4.5V;$ $V_{\phi p} = 0.0V; V_{\phi r} = 5.0V$ $I_{SINK} = I_{SOURCE} = 5.0$ mA; **Design Parameters** $V_{fn} = V_{fp} = 0.8V$ $I_{rmax} = I_{pmax} = 1 \text{ mA}$ $V_{R8} = V_{R5} = 0.3V$ $V_{OL\phi p} = V_{OH\phi r} = 100 \text{ mV}$ VCO Loop Filter TL/W/12458-28 **FIGURE 9** Therefore select $R_4 = R_9 = \frac{0.3V - 0.026 \cdot 1n(5.0 \text{ mA}/1.0 \text{ mA})}{5 \text{ mA}} = 51.6\Omega$ 5 mA $R_5 = \frac{0.3V}{1.0 \text{ mA}} = 300 \Omega$ $R_8 = \frac{0.3V}{1.0 \text{ mA}} = 300 \Omega$ $R_6 = R_7 = \frac{(5V - 0.1V) - (0.3V + 0.8V)}{1.0 - 1.0} = 3.8 \text{ k}\Omega$ 10 mA



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
		u Hama Dawa	a O a Al a a m

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated