

SNVS764M - MAY 2004 - REVISED AUGUST 2011

LP2950/LP2951 Series of Adjustable Micropower Voltage Regulators

Check for Samples: LP2950-N, LP2951-N

FEATURES

- 5V, 3V, and 3.3V versions available
- High accuracy output voltage
- Guaranteed 100mA output current
- Extremely low quiescent current
- Low dropout voltage

- Extremely tight load and line regulation
- Very low temperature coefficient
- Use as Regulator or Reference
- Needs minimum capacitance for stability
- Current and Thermal Limiting
- Stable with low-ESR output capacitors (10mΩ to 6Ω)

DESCRIPTION

The LP2950 and LP2951 are micropower voltage regulators with very low quiescent current (75µA typ.) and very low dropout voltage (typ. 40mV at light loads and 380mV at 100mA). They are ideally suited for use in battery-powered systems. Furthermore, the quiescent current of the LP2950/LP2951 increases only slightly in dropout, prolonging battery life.

The LP2950-5.0 is available in the surface-mount D-Pak package, and in the popular 3-pin TO-92 package for pin-compatibility with older 5V regulators. The 8-lead LP2951 is available in plastic, ceramic dual-in-line, LLP, or metal can packages and offers additional system functions.


One such feature is an error flag output which warns of a low output voltage, often due to falling batteries on the input. It may be used for a power-on reset. A second feature is the logic-compatible shutdown input which enables the regulator to be switched on and off. Also, the part may be pin-strapped for a 5V, 3V, or 3.3V output (depending on the version), or programmed from 1.24V to 29V with an external pair of resistors.

Careful design of the LP2950/LP2951 has minimized all contributions to the error budget. This includes a tight initial tolerance (.5% typ.), extremely good load and line regulation (.05% typ.) and a very low output voltage temperature coefficient, making the part useful as a low-power voltage reference.

LP2951 versions only

- · Error flag warns of output dropout
- Logic-controlled electronic shutdown
- Output programmable from 1.24 to 29V

Block Diagram and Typical Applications



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



SNVS764M-MAY 2004-REVISED AUGUST 2011

www.ti.com




Figure 2. LP2951






Figure 3. TO-92 Plastic Package (Z) Bottom View





Figure 4. Dual-In-Line Packages (N, J) Surface-Mount Package (M, MM) Top View





RUMENTS








Figure 6. 10-Lead Ceramic Surface-Mount Package (WG) Top View







Connect DAP to GND at device pin 4.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings ⁽¹⁾

Input Supply Voltage	-0.3 to +30V
SHUTDOWN Input Voltage, Error Comparator Output Voltage, (2)	
FEEDBACK Input Voltage (2) (3)	-1.5 to +30V
Power Dissipation	Internally Limited
Junction Temperature (T _J)	+150°C
Ambient Storage Temperature	−65° to +150°C
Soldering Dwell Time, Temperature Wave Infrared Vapor Phase	4 seconds, 260°C 10 seconds, 240°C 75 seconds, 219°C
ESD Rating	
Human Body Model ⁽⁴⁾	2500V

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

(2) May exceed input supply voltage.

(3) When used in dual-supply systems where the output terminal sees loads returned to a negative supply, the output voltage should be diode-clamped to ground.

(4) Human Body Model (HBM) is 1.5kΩ in series with 100pF; LP2950 passes 2.5 kV(HBM) ESD; LP2951 passes 2.5 kV(HBM) except: Feedback pin passes 1kV(HBM) and Shutdown pin passes 2kV(HBM).

TEXAS INSTRUMENTS

SNVS764M-MAY 2004-REVISED AUGUST 2011

www.ti.com

Operating Ratings ⁽¹⁾

Maximum Input Supply Voltage	30V
Junction Temperature Range (T _J) ⁽²⁾	
LP2950AC-XX, LP2950C-XX	−40° to +125°C
LP2951	−55° to +150°C
LP2951AC-XX, LP2951C-XX	−40° to +125°C

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

(2) The junction-to-ambient thermal resistances are as follows: 180°C/W and 160°C/W for the TO-92 package with 0.40 inch and 0.25 inch leads to the printed circuit board (PCB) respectively, 105°C/W for the molded plastic DIP (N), 130°C/W for the ceramic DIP (J), 160°C/W for the molded plastic SOP (M), 200°C/W for the molded plastic MSOP (MM), and 160°C/W for the metal can package (H). The above thermal resistances for the N, J, M, and MM packages apply when the package is soldered directly to the PCB. Junction-to-case thermal resistance for the H package is 20°C/W. Junction-to-case thermal resistance for the TO-252 package is 5.4°C/W. The value of θ_{JA} for the LLP package is typically 51°C/W but is dependent on the PCB trace area, trace material, and the number of layers and thermal vias. For details of thermal resistance and power dissipation for the LLP package, refer to Application Note AN-1187.

Copyright © 2004–2011, Texas Instruments Incorporated



SNVS764M-MAY 2004-REVISED AUGUST 2011

www.ti.com

Electrical Characteristics ⁽¹⁾

		L	_P2951		LP2950AC	-XX		LP2950C	-XX	_
					LP2951AC	:-XX		LP2951C	-XX	
Parameter	Conditions		Tested		Tested	Design		Tested	Design	Units
i di di li cici	(1)	Тур	Limit	Тур	Limit	Limit	Тур	Limit	Limit	onito
			(2) (3)		(2)	(4)		(2)	(4)	
3V Versions ⁽⁵⁾										
Output Voltage	$T_J = 25^{\circ}C$	3.0	3.015	3.0	3.015		3.0	3.030		V max
			2.985		2.985			2.970		V min
	−25°C ≤ T _J ≤ 85°C	3.0		3.0		3.030	3.0		3.045	V max
						2.970			2.955	V min
	Full Operating	3.0	3.036	3.0		3.036	3.0		3.060	V max
	Temperature Range		2.964			2.964			2.940	V min
Output Voltage	$100\mu A \le I_L \le 100mA$	3.0	3.045	3.0		3.042	3.0		3.072	V max
	T _J ≤ T _{JMAX}		2.955			2.958			2.928	V min
3.3V Versions ⁽⁵⁾										
Output Voltage	$T_J = 25^{\circ}C$	3.3	3.317	3.3	3.317		3.3	3.333		V max
			3.284		3.284			3.267		V min
	−25°C ≤ T _J ≤ 85°C	3.3		3.3		3.333	3.3		3.350	V max
						3.267			3.251	V min
	Full Operating	3.3	3.340	3.3		3.340	3.3		3.366	V max
	Temperature Range		3.260			3.260			3.234	V min
Output Voltage	$100\mu A \le I_L \le 100mA$	3.3	3.350	3.3		3.346	3.3		3.379	V max
	T _J ≤ T _{JMAX}		3.251			3.254			3.221	V min
5V Versions ⁽⁵⁾										
Output Voltage	$T_J = 25^{\circ}C$	5.0	5.025	5.0	5.025		5.0	5.05		V max
			4.975		4.975			4.95		V min
	−25°C ≤ T _J ≤ 85°C	5.0		5.0		5.05	5.0		5.075	V max
						4.95			4.925	V min
	Full Operating	5.0	5.06	5.0		5.06	5.0		5.1	V max
	Temperature Range		4.94			4.94			4.9	V min
Output Voltage	$100\mu A \le I_L \le 100m A$	5.0	5.075	5.0		5.075	5.0		5.12	V max
	$T_J \leq T_{JMAX}$		4.925			4.925			4.88	V min
All Voltage Options										
Output Voltage Temperature Coefficient	(6)	20	120	20		100	50		150	ppm/°C

(1) Unless otherwise specified all limits guaranteed for $V_{IN} = (V_{ONOM} + 1)V$, $I_L = 100\mu A$ and $C_L = 1\mu F$ for 5V versions and 2.2 μF for 3V and 3.3V versions. Limits appearing in **boldface** type apply over the entire junction temperature range for operation. Limits appearing in normal type apply for $T_A = T_J = 25^{\circ}C$. Additional conditions for the 8-pin versions are FEEDBACK tied to V_{TAP} , OUTPUT tied to SENSE, and $V_{SHUTDOWN} \le 0.8V$.

(2) Guaranteed and 100% production tested.

(3) A Military RETS specification is available on request. At time of printing, the LP2951 RETS specification complied with the boldface limits in this column. The LP2951H, WG, or J may also be procured as Standard Military Drawing Spec #5962-3870501MGA, MXA, or MPA.

(4) Guaranteed but not 100% production tested. These limits are not used to calculate outgoing AQL levels.

(5) All LP2950 devices have the nominal output voltage coded as the last two digits of the part number. In the LP2951 products, the 3.0V and 3.3V versions are designated by the last two digits, but the 5V version is denoted with no code at this location of the part number (refer to ordering information table).

(6) Output or reference voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.

Copyright © 2004–2011, Texas Instruments Incorporated

Electrical Characteristics ⁽¹⁾ (continued)

			LP2951		LP2950A0	C-XX		LP2950C	-XX	
					LP2951A0	C-XX		LP2951C	-XX	
Parameter	Conditions		Tested		Tested	Design		Tested	Design	Units
raiameter	(1)	Тур	Limit	Тур	Limit	Limit	Тур	Limit	Limit	Units
			(2)		(2)	(4)		(2)	(4)	-
			(3)							
Line Regulation	$(V_ONOM + 1)V \le V_{in} \le 30V^{(8)}$	0.03	0.1	0.03	0.1		0.04	0.2		% max
()			0.5			0.2			0.4	% max
Load Regulation	$100\mu A \le I_L \le 100m A$	0.04	0.1	0.04	0.1		0.1	0.2		% max
			0.3			0.2			0.3	% max
Dropout Voltage	I _L = 100μA		80		80			80		mV max
(0)		50	150	50		150	50		150	mV max
	$I_{L} = 100 mA$		450		450			450		mV max
		380	600	380		600	380		600	mV max
Ground	$I_L = 100 \mu A$	75	120	75	120		75	120		µA max
Current			140			140			140	µA max
	I _L = 100mA	8	12	8	12		8	12		mA max
			14			14			14	mA max
Dropout	$V_{in} = (V_O NOM - 0.5)V$	110	170	110	170		110	170		µA max
Ground Current	I _L = 100μA		200			200			200	µA max
Current Limit	V _{out} = 0	160	200	160	200		160	200		mA max
			220			220			220	mA max
Thermal Regulation	(10)	0.05	0.2	0.05	0.2		0.05	0.2		%/W max
Output Noise,	$C_L = 1\mu F$ (5V Only)	430		430			430			μV rms
10 Hz to 100 kHz	$C_L = 200 \mu F$	160		160			160			μV rms
	$C_L = 3.3 \mu F$									
	(Bypass = 0.01µF	100		100			100			μV rms
	Pins 7 to 1 (LP2951)									
8-pin Versions Only			LP2951		LP2951A0	C-XX		LP2951C	-XX	
Reference		1.23 5	1.25	1.23 5	1.25		1.23 5	1.26		V max
Voltage			1.26			1.26			1.27	V max
			1.22		1.22			1.21		V min
			1.2			1.2			1.2	V min
Reference	(11)		1.27			1.27			1.285	V max
Voltage			1.19			1.19			1.185	V min
Feedback Pin		20	40	20	40		20	40		nA max
Bias Current			60			60			60	nA max
Reference Voltage	(12)	20		20			50			ppm/°C
Temperature Coefficient				-			-			

(7) Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation.

(8) Line regulation for the LP2951 is tested at 150°C for I_L = 1mA. For I_L = 100μA and T_J = 125°C, line regulation is guaranteed by design to 0.2%. See Typical Performance Characteristics for line regulation versus temperature and load current.

(9) Dropout Voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1V differential. At very low values of programmed output voltage, the minimum input supply voltage of 2V (2.3V over temperature) must be taken into account.

(10) Thermal regulation is defined as the change in output voltage at a time T after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 50mA load pulse at $V_{IN} = 30V (1.25W \text{ pulse})$ for T = 10ms.

(11) $V_{ref} \le V_{out} \le (V_{in} - 1V)$, 2.3 $V \le V_{in} \le 30V$, 100 μ A $\le I_L \le 100$ mA, $T_J \le T_{JMAX}$.

(12) Output or reference voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.

6 Submit Documentation Feedback



SNVS764M-MAY 2004-REVISED AUGUST 2011

www.ti.com

Electrical Characteristics ⁽¹⁾ (continued)

			_P2951		LP2950AC	-XX		LP2950C	-XX	
					LP2951AC	-XX		LP2951C	-XX	Ť
Parameter	Conditions		Tested		Tested	Design		Tested	Design	Units
i didilietei	(1)	Тур	Limit	Тур	Limit	Limit	Тур	Limit	Limit	Units
			(2) (3)		(2)	(4)		(2)	(4)	
Feedback Pin Bias		0.1		0.1			0.1			nA/°C
Current Temperature										
Coefficient										
Error Comparator										
Output Leakage	V _{OH} = 30V	0.01	1	0.01	1		0.01	1		µA max
Current			2			2			2	µA max
Output Low	V _{in} = (V _O NOM - 0.5)V	150	250	150	250		150	250		mV max
Voltage	I _{OL} = 400μA		400			400			400	mV max
Upper Threshold	(13)	60	40	60	40		60	40		mV min
Voltage			25			25			25	mV min
Lower Threshold	(13)	75	95	75	95		75	95		mV max
Voltage			140			140			140	mV max
Hysteresis	(13)	15		15			15			mV
Shutdown Input										
Input		1.3		1.3			1.3			V
Logic	Low (Regulator ON)		0.6			0.7			0.7	V max
Voltage	High (Regulator OFF)		2.0			2.0			2.0	V min
Shutdown Pin Input	$V_{shutdown} = 2.4V$	30	50	30	50		30	50		µA max
Current			100			100			100	µA max
	V _{shutdown} = 30V	450	600	450	600		450	600		µA max
			750			750			750	µA max
Regulator Output	(14)	3	10	3	10		3	10		µA max
Current in Shutdown			20			20			20	µA max

(13) Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at $V_{in} = (V_0 NOM + 1)V$. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain = $V_{out}/V_{ref} = (R1 + R2)/R2$.For example, at a programmed output voltage of 5V, the Error output is guaranteed to go low when the output drops by 95mV x 5V/1.235V = 384 mV. Thresholds remain constant as a percent of V_{out} as V_{out} is varied, with the dropout warning occurring at typically 5% below nominal, 7.5% guaranteed. (14) $V_{shutdown} \ge 2V$, $V_{in} \le 30V$, $V_{out} = 0$, Feedback pin tied to V_{TAP} .



SNVS764M-MAY 2004-REVISED AUGUST 2011

GROUND PIN CURRENT (mA)

10

0.

0.01 L

250

225

200

175

150

125

100

75

50

25

0

5.06

5.04

5.0

4.98

4.96

4.94

120

110

100

90

80

70 60 50

QUIESCENT CURRENT (µA)

QUIESCENT CURRENT (mA)

0 0

1

5V OUTPUT

5V OUTPUT

OUTPUT VOLTAGE (V) 5.02


0 2

INPUT CURRENT (Ju A)

0.1

5V OUTP

3





Submit Documentation Feedback

Copyright © 2004–2011, Texas Instruments Incorporated



SNVS764M-MAY 2004-REVISED AUGUST 2011







SNVS764M-MAY 2004-REVISED AUGUST 2011

 $= 1 \mu$

10 µF


TIME (μs)

Output Impedance OUTPUT IMPEDANCE (OHMS) = 10 n V_{IN} = 8V 0.5 V_{OUT} = 5V 0.2 0. 0.05 0..0 0.01 100 200 300 400 500 600 700 10 100 1K 10K 100K 1M FREQUENCY (Hz) **Ripple Rejection Ripple Rejection** 90 80 RIPPLE REJECTION (dB) $C_1 = 1 \mu F$ 70 V_{IN} = 6 V 60 V_{OUT} 50 40 30 I_L = 10 m 20 10⁶ 10¹ 10² 10³ 10⁴ 10⁵ 10⁶ FREQUENCY (Hz) **Ripple Rejection** LP2951 Output Noise 3.5 = 100 VOLTAGE NOISE TRAL DENSITY (μV// Hz) 3.0 2.5 2.0 1.5 1.0 SPEC-0.5 0.0 10² 106 10 10 10 FREQUENCY (Hz) LP2951 Divider Resistance Shutdown Threshold Voltage THRESHOLD VOLTAGE (V) 1.6 REG 1.4 1.2 1.0 SHUTDOWN 0.1 0.6 -75-50-25 0 25 50 75 100 125 150 -75 -50 -25 0 25 50 75 100 125 150 TEMPERATURE (°C) Line Regulation LP2951 Maximum Rated Output Current 100 125 OUTPUT CURRENT (mA) m 80 60 40 = 100 µ/ 20

> 10 15 20 25 INPUT VOLTAGE (V)

۵

0 5



OUTPUT VOLTAGE (V)

SHUTDOWN V VOLTAGE (V)

ЫN

RIPPLE REJECTION (dB)

4

2

2 0

90

80

70

60

50

40

30

20

80

70

60 $L = 100 \, m$

50

40

30

20

10

300

200

100 PIN 2

0

10

c

10

c

-10

5

10 15 20 25 30

OUTPUT VOLTAGE CHANGE (mV)

10¹ 10² 103 104 105

RIPPLE REJECTION (dB)

TO PIN 4 RESISTANCE (km)

10¹ 10²

V{IN} = 6V

10³ 10⁴ 10⁵

FREQUENCY (Hz)

FREQUENCY (Hz)

TEMPERATURE (°C)

INPUT VOLTAGE (V)

= 100

V_{OUT} = 5V

= 50 mA

CL. V_{IN} = 6V

 $V_{OUT} = 5$


-2



30



SNVS764M-MAY 2004-REVISED AUGUST 2011



INPUT PIN VOLTAGE, VIN(V)

SNVS764M - MAY 2004 - REVISED AUGUST 2011

Application Hints

OUTPUT CAPACITOR REQUIREMENTS

A 1.0 μ F (or greater) capacitor is required between the output and ground for stability at output voltages of 5V or higher. At lower output voltages, more capacitance is required (2. 2 μ F or more is recommended for 3.0V and 3.3V versions). Without this capacitor the part will oscillate. Most types of tantalum or aluminum electrolytic work fine here; even film types work but are not recommended for reasons of cost. Many aluminum electrolytics have electrolytes that freeze at about -30°C, so solid tantalums are recommended for operation below -25°C. The important parameters of the capacitor are an ESR of about 5 Ω or less and a resonant frequency above 500 kHz. The value of this capacitor may be increased without limit.




Figure 9. Output Capacitor ESR Range

The reason for the lower ESR limit is that the loop compensation of the feedback loop relies on the capacitance value and the ESR value of the output capacitor to provide the zero that gives added phase lead (See Figure 9).

$$f_7 = (1 / (2 \times \pi \times C_{OUT} \times ESR))$$

Using the 2.2 μ F value from the *Output Capacitor ESR Range* curve (Figure 9), a useful range for f_Z can be estimated:

$$f_{Z(MIN)} = (1 / (2 \times \pi \times 2.2 \ \mu F \times 5\Omega)) = 14.5 \ \text{kHz}$$
(2)
$$f_{Z(MAX)} = (1 / (2 \times \pi \times 2.2 \ \mu F \times 0.05\Omega)) = 318 \ \text{kHz}$$
(3)

For ceramic capacitors, the low ESR produces a zero at a frequency that is too high to be useful, so meaningful phase lead does not occur. A ceramic output capacitor can be used if a series resistance is added (recommended value of resistance about 0.1Ω to 2Ω) to simulate the needed ESR. Only X5R, X7R, or better, MLCC types should be used, and should have a DC voltage rating at least twice the V_{OUT(NOM)} value.

At lower values of output current, less output capacitance is required for stability. The capacitor can be reduced to 0.33 μ F for currents below 10 mA or 0.1 μ F for currents below 1 mA. Using the adjustable versions at voltages below 5V runs the error amplifier at lower gains so that *more* output capacitance is needed. For the worst-case situation of a 100mA load at 1.23V output (Output shorted to Feedback) a 3.3 μ F (or greater) capacitor should be used.

Unlike many other regulators, the LP2950 will remain stable and in regulation with no load in addition to the internal voltage divider. This is especially important in CMOS RAM keep-alive applications. When setting the output voltage of the LP2951 versions with external resistors, a minimum load of 1 µA is recommended.

Applications having conditions that may drive the LP2950/51 into nonlinear operation require special consideration. Nonlinear operation will occur when the output voltage is held low enough to force the output stage into output current limiting while trying to pull the output voltage up to the regulated value. The internal loop response time will control how long it takes for the device to regain linear operation when the output has returned to the normal operating range. There are three significant nonlinear conditions that need to be considered, all can force the output stage into output current limiting mode, all can cause the output voltage to over-shoot with low value output capacitors when the condition is removed, and the recommended generic solution is to set the output capacitor to a value not less than 10 μ F. Although the 10 μ F value for C_{OUT} may not eliminate the output voltage over-shoot in all cases, it should lower it to acceptable levels (<10% of V_{OUT(NOM)}) in the majority of cases. In all three of these conditions, applications with lighter load currents are more susceptible to output voltage over-shoot than applications with higher load currents.

(1)



1) At power-up, with the input voltage rising faster than output stage can charge the output capacitor. $V_{IN} t_{RISE(MIN)} > ((C_{OUT} / 100 \text{ mA}) \times \Delta V_{IN})$ (4) Where $\Delta V_{IN} = V_{OUT(NOM)} + 1.0V$

 $C_{OUT(MIN)} \approx (160 \text{ mA} - I_{LOAD(NOM)})/((V_{OUT(NOM)}/10)/25 \ \mu s))$

3) Toggling the LP2951 SHUTDOWN pin from high (i.e. OFF) to low (i.e. ON).

 $C_{OUT(MIN)} \approx (160 \text{ mA} - I_{LOAD(NOM)})/((V_{OUT(NOM)}/10)/25 \ \mu s))$




Figure 10. LP2951 Enable Transient

INPUT CAPACITOR REQUIREMENTS

FXAS

www.ti.com

NSTRUMENTS

A minimum 1 μ F tantalum, ceramic or aluminum electrolytic capacitor should be placed from the LP2950/LP2951 input pin to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

ERROR DETECTION COMPARATOR OUTPUT

The comparator produces a logic low output whenever the LP2951 output falls out of regulation by more than approximately 5%. This figure is the comparator's built-in offset of about 60mV divided by the 1.235 reference voltage. (Refer to the block diagram in the front of the datasheet.) This trip level remains "5% below normal" regardless of the programmed output voltage of the 2951. For example, the error flag trip level is typically 4.75V for a 5V output or 11.4V for a 12V output. The out of regulation condition may be due either to low input voltage, current limiting, or thermal limiting.

Figure 11 below gives a timing diagram depicting the $\overline{\text{ERROR}}$ signal and the regulated output voltage as the LP2951 input is ramped up and down. For 5V versions, the ERROR signal becomes valid (low) at about 1.3V input. It goes high at about 5V input (the input voltage at which $V_{OUT} = 4.75V$). Since the LP2951's dropout voltage is load-dependent (see curve in typical performance characteristics), the **input** voltage trip point (about 5V) will vary with the load current. The **output** voltage trip point (approx. 4.75V) does not vary with load.

The error comparator has an open-collector output which requires an external pull up resistor. This resistor may be returned to the output or some other supply voltage depending on system requirements. In determining a value for this resistor, note that while the output is rated to sink 400 μ A, this sink current adds to battery drain in a low battery condition. Suggested values range from 100k to 1 M Ω . The resistor is not required if this output is unused.


(5)


(6)

²⁾ Recovery from an output short circuit to ground condition.



(7)





*When $V_{IN} \le 1.3V$, the error flag pin becomes a high impedance, and the error flag voltage rises to its pull-up voltage. Using V_{OUT} as the pull-up voltage (see Figure 12), rather than an external 5V source, will keep the error flag voltage under 1.2V (typ.) in this condition. The user may wish to divide down the error flag voltage using equal-value resistors (10kΩ suggested), to ensure a low-level logic signal during any fault condition, while still allowing a valid high logic level during normal operation.




PROGRAMMING THE OUTPUT VOLTAGE (LP2951)

The LP2951 may be pin-strapped for the nominal fixed output voltage using its internal voltage divider by tying the output and sense pins together, and also tying the feedback and V_{TAP} pins together. Alternatively, it may be programmed for any output voltage between its 1.235V reference and its 30V maximum rating. As seen in Figure 12, an external pair of resistors is required.

The complete equation for the output voltage is

$$V_{OUT} = V_{REF} \bullet \left(1 + \frac{R_1}{R_2}\right) + I_{FB}R_1$$

where V_{REF} is the nominal 1.235V reference voltage and I_{FB} is the feedback pin bias current, nominally -20nA. The minimum recommended load current of 1 µA forces an upper limit of 1.2 MΩ on the value of R2, if the regulator must work with no load (a condition often found in CMOS in standby). I_{FB} will produce a 2% typical error in V_{OUT} which may be eliminated at room temperature by trimming R_1 . For better accuracy, choosing $R2 = 100 \text{ k}\Omega$ reduces this error to 0.17% while increasing the resistor program current to 12 µA. Since the LP2951 typically draws 60 µA at no load with Pin 2 open-circuited, this is a small price to pay.



*See Application Hints

$$V_{out} = V_{Ref} \left(1 + \frac{R_1}{R_2} \right)$$

Drive with TTL-high to shut down. Ground or leave open if shutdown feature is not to be used. **Note: Pins 2 and 6 are left open.

Figure 12. Adjustable Regulator

Stray capacitance to the LP2951 Feedback terminal can cause instability. This may especially be a problem when using high value external resistors to set the output voltage. Adding a 100 pF capacitor between the Output pin and the Feedback pin, and increasing the output capacitor to at least 3.3 μ F, will fix this problem.



SNVS764M-MAY 2004-REVISED AUGUST 2011

www.ti.com

REDUCING OUTPUT NOISE

In reference applications it may be advantageous to reduce the AC noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output capacitor. This is the only way noise can be reduced on the 3 lead LP2950 but is relatively inefficient, as increasing the capacitor from 1 μ F to 220 μ F only decreases the noise from 430 μ V_(RMS) to 160 μ V_(RMS) for a 100 kHz bandwidth at 5V output.

Noise can be reduced fourfold by a bypass capacitor across R1, since it reduces the high frequency gain from 4 to unity. Pick

$$C_{BYPASS} \cong \frac{1}{2\pi R_1 \bullet 200 \text{ Hz}}$$

(8)

or about 0.01 μ F. When doing this, the output capacitor must be increased to 3.3 μ F to maintain stability. These changes reduce the output noise from 430 μ V to 100 μ V rms for a 100 kHz bandwidth at 5V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.

LLP MOUNTING

The SDC08A (No Pullback) 8-Lead LLP package requires specific mounting techniques which are detailed in National Semiconductor Application Note # 1187. Referring to the section *PCB Design Recommendations* in AN-1187 (Page 5), it should be noted that the pad style which should be used with the LLP package is the NSMD (non-solder mask defined) type. Additionally, it is recommended the PCB terminal pads to be 0.2 mm longer than the package pads to create a solder fillet to improve reliability and inspection.

The thermal dissipation of the LLP package is directly related to the printed circuit board construction and the amount of additional copper area connected to the DAP.


The DAP (exposed pad) on the bottom of the LLP package is connected to the die substrate with a conductive die attach adhesive. The DAP has no direct electrical (wire) connection to any of the eight pins. There is a parasitic PN junction between the die substrate and the device ground. As such, it is strongly recommend that the DAP be connected directly to the ground at device lead 4 (i.e. GND). Alternately, but not recommended, the DAP may be left floating (i.e. no electrical connection). The DAP must not be connected to any potential other than ground.

For the LP2951 in the SDC08A 8-Lead LLP package, the junction-to-case thermal rating, θ_{JC} , is 14.2°C/W, where the case is the bottom of the package at the center of the DAP. The junction-to-ambient thermal performance for the LP2951 in the SDC08A 8-Lead LLP package, using the JEDEC JESD51 standards is summarized in the following table:

Board Type	Thermal Vias	θ _{JC}	θ _{JA}
JEDEC 2-Layer JESD 51-3	None	14.2°C/W	185°C/W
	1	14.2°C/W	68°C/W
	2	14.2°C/W	60°C/W
JEDEC 4-Layer JESD 51-7	4	14.2°C/W	51°C/W
	6	14.2°C/W	48°C/W



Typical Applications









Figure 14. 300mA Regulator with 0.75V Dropout




*Minimum input-output voltage ranges from 40mV to 400mV, depending on load current. Current limit is typically 160mA.

Figure 15. Wide Input Voltage Range Current Limiter


SNVS764M-MAY 2004-REVISED AUGUST 2011



www.ti.com








*Minimum input-output voltage ranges from 40mV to 400mV, depending on load current. Current limit is typically 160mA.

Figure 17. 5 Volt Current Limiter



SNVS764M-MAY 2004-REVISED AUGUST 2011





- Early warning flag on low input voltage
- Main output latches off at lower input voltages
- Battery backup on auxiliary output

■ Operation: Reg. #1's V_{OUT} is programmed one diode drop above 5V. Its error flag becomes active when V_{IN} ≤ 5.7V. When VIN drops below 5.3V, the error flag of Reg. #2 becomes active and via Q1 latches the main output off. When VIN again exceeds 5.7V Reg. #1 is back in regulation and the early warning signal rises, unlatching Reg. #2 via D3.

Figure 18. Regulator with Early Warning and Auxiliary Output





Figure 19. Latch Off When Error Flag Occurs




SNVS764M-MAY 2004-REVISED AUGUST 2011



 $V_{out} = 1.23V \left(1 + \frac{R_1}{R_2}\right)$

For 5V_{out}, use internal resistors. Wire pin 6 to 7, & wire pin 2 to +V_{out} Bus.


Figure 20. 2 Ampere Low Dropout Regulator



*High input lowers Vout to 2.5V

Figure 21. 5V Regulator with 2.5V Sleep Function










Figure 22. Open Circuit Detector for 4 \rightarrow 20mA Current Loop



*Optional Latch off when drop out occurs. Adjust R3 for C2 Switching when V_{in} is 6.0V. **Outputs go low when V_{IN} drops below designated thresholds.

Figure 23. Regulator with State-of-Charge Indicator






For values shown, Regulator shuts down when $V_{in} < 5.5V$ and turns on again at 6.0V. Current drain in disconnected mode is $\approx 150 \mu A$.

*Sets disconnect Voltage

**Sets disconnect Hysteresis





LM34 for 125°F Shutdown LM35 for 125°C Shutdown


Figure 25. System Overtemperature Protection Circuit

SNVS764M-MAY 2004-REVISED AUGUST 2011

TEXAS INSTRUMENTS

www.ti.com

Schematic Diagram





9-Feb-2013

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
LP2950ACZ-3.0/NOPB	ACTIVE	TO-92	LP	3	1800	Green (RoHS & no Sb/Br)	SNCU	Level-1-NA-UNLIM	-40 to 125	2950A CZ3.0	Samples
LP2950ACZ-3.3/NOPB	ACTIVE	TO-92	LP	3	1800	Green (RoHS & no Sb/Br)	SNCU	Level-1-NA-UNLIM	-40 to 125	2950A CZ3.3	Samples
LP2950ACZ-5.0/LFT1	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	SNCU	Level-1-NA-UNLIM		2950A CZ5.0	Samples
LP2950ACZ-5.0/LFT3	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	SNCU	Level-1-NA-UNLIM		2950A CZ5.0	Samples
LP2950ACZ-5.0/LFT7	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	SNCU	Level-1-NA-UNLIM		2950A CZ5.0	Samples
LP2950ACZ-5.0/NOPB	ACTIVE	TO-92	LP	3	1800	Green (RoHS & no Sb/Br)	SNCU	Level-1-NA-UNLIM	-40 to 125	2950A CZ5.0	Samples
LP2950CDT-3.0	ACTIVE	PFM	NDP	3	75	TBD	Call TI	Call TI	-40 to 125	LP2950 CDT-3.0	Samples
LP2950CDT-3.0/NOPB	ACTIVE	PFM	NDP	3	75	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	LP2950 CDT-3.0	Samples
LP2950CDT-3.3	ACTIVE	PFM	NDP	3	75	TBD	CU SNPB	Level-1-235C-UNLIM	-40 to 125	LP2950 CDT-3.3	Samples
LP2950CDT-3.3/NOPB	ACTIVE	PFM	NDP	3	75	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	LP2950 CDT-3.3	Samples
LP2950CDT-5.0/NOPB	ACTIVE	PFM	NDP	3	75	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	LP2950 CDT-5.0	Samples
LP2950CDTX-3.0	ACTIVE	PFM	NDP	3	2500	TBD	Call TI	Call TI	-40 to 125	LP2950 CDT-3.0	Samples
LP2950CDTX-3.0/NOPB	ACTIVE	PFM	NDP	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	LP2950 CDT-3.0	Samples
LP2950CDTX-3.3	ACTIVE	PFM	NDP	3	2500	TBD	Call TI	Call TI	-40 to 125	LP2950 CDT-3.3	Samples
LP2950CDTX-3.3/NOPB	ACTIVE	PFM	NDP	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	LP2950 CDT-3.3	Samples
LP2950CDTX-5.0	ACTIVE	PFM	NDP	3	2500	TBD	CU SNPB	Level-1-235C-UNLIM	-40 to 125	LP2950 CDT-5.0	Samples
LP2950CDTX-5.0/NOPB	ACTIVE	PFM	NDP	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	LP2950 CDT-5.0	Samples



Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)		Samples
LP2950CN	(1) ACTIVE	PDIP	P	8	40	(2) TBD	SNPB	(3) Level-1-NA-UNLIM	-40 to 125	(4) LP 2951CN	Sample
LP2950CZ-3.0/LFT3	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	SNCU	Level-1-NA-UNLIM		2950 CZ3.0	Sample
LP2950CZ-3.0/NOPB	ACTIVE	TO-92	LP	3	1800	Green (RoHS & no Sb/Br)	SNCU	Level-1-NA-UNLIM	-40 to 125	2950 CZ3.0	Sample
LP2950CZ-3.3/LFT1	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	SNCU	Level-1-NA-UNLIM		2950 CZ3.3	Sample
LP2950CZ-3.3/LFT3	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	SNCU	Level-1-NA-UNLIM		2950 CZ3.3	Sample
LP2950CZ-3.3/NOPB	ACTIVE	TO-92	LP	3	1800	Green (RoHS & no Sb/Br)	SNCU	Level-1-NA-UNLIM	-40 to 125	2950 CZ3.3	Sample
LP2950CZ-5.0/LFT1	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	SNCU	Level-1-NA-UNLIM		2950 CZ5.0	Sample
LP2950CZ-5.0/LFT3	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	SNCU	Level-1-NA-UNLIM		2950 CZ5.0	Sample
LP2950CZ-5.0/LFT7	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	SNCU	Level-1-NA-UNLIM		2950 CZ5.0	Sample
LP2950CZ-5.0/LFT8	ACTIVE	TO-92	LP	3	2000	Green (RoHS & no Sb/Br)	SNCU	Level-1-NA-UNLIM		2950 CZ5.0	Sample
LP2950CZ-5.0/NOPB	ACTIVE	TO-92	LP	3	1800	Green (RoHS & no Sb/Br)	SNCU	Level-1-NA-UNLIM	-40 to 125	2950 CZ5.0	Sample
LP2951ACM	ACTIVE	SOIC	D	8	95	TBD	CU SNPB	Level-1-235C-UNLIM	-40 to 125	2951 ACM>D	Sample
LP2951ACM-3.0	ACTIVE	SOIC	D	8	95	TBD	CU SNPB	Level-1-235C-UNLIM	-40 to 125	2951A CM30>D	Sample
LP2951ACM-3.0/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2951A CM30>D	Sample
LP2951ACM-3.3	ACTIVE	SOIC	D	8	95	TBD	CU SNPB	Level-1-235C-UNLIM	-40 to 125	2951A CM33>D	Sample
LP2951ACM-3.3/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2951A CM33>D	Sample
LP2951ACM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2951 ACM>D	Sampl
LP2951ACMM	ACTIVE	VSSOP	DGK	8	1000	TBD	CU SNPB	Level-1-260C-UNLIM	-40 to 125	LODA	Sample





Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
LP2951ACMM-3.0	ACTIVE	VSSOP	DGK	8	1000	TBD	CU SNPB	Level-1-260C-UNLIM	-40 to 125	LOBA	Samples
LP2951ACMM-3.0/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LOBA	Samples
LP2951ACMM-3.3	ACTIVE	VSSOP	DGK	8	1000	TBD	CU SNPB	Level-1-260C-UNLIM	-40 to 125	LOCA	Samples
LP2951ACMM-3.3/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LOCA	Sample
LP2951ACMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LODA	Sample
LP2951ACMMX	ACTIVE	VSSOP	DGK	8	3500	TBD	CU SNPB	Level-1-260C-UNLIM	-40 to 125	LODA	Sample
LP2951ACMMX-3.0	ACTIVE	VSSOP	DGK	8	3500	TBD	CU SNPB	Level-1-260C-UNLIM	-40 to 125	LOBA	Sample
LP2951ACMMX-3.0/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LOBA	Sample
LP2951ACMMX-3.3	ACTIVE	VSSOP	DGK	8	3500	TBD	CU SNPB	Level-1-260C-UNLIM	-40 to 125	LOCA	Sample
LP2951ACMMX-3.3/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LOCA	Sample
LP2951ACMMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LODA	Sample
LP2951ACMX	ACTIVE	SOIC	D	8	2500	TBD	CU SNPB	Level-1-235C-UNLIM	-40 to 125	2951 ACM>D	Sample
LP2951ACMX-3.0	ACTIVE	SOIC	D	8	2500	TBD	CU SNPB	Level-1-235C-UNLIM	-40 to 125	2951A CM30>D	Sample
LP2951ACMX-3.0/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2951A CM30>D	Sample
LP2951ACMX-3.3	ACTIVE	SOIC	D	8	2500	TBD	CU SNPB	Level-1-235C-UNLIM	-40 to 125	2951A CM33>D	Sample
LP2951ACMX-3.3/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2951A CM33>D	Sample
LP2951ACMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2951 ACM>D	Sample
LP2951ACN	ACTIVE	PDIP	Р	8	40	TBD	SNPB	Level-1-NA-UNLIM	-40 to 125	LP 2951ACN	Sample
LP2951ACN/NOPB	ACTIVE	PDIP	Р	8	40	Green (RoHS & no Sb/Br)	SN	Level-1-NA-UNLIM	-40 to 125	LP 2951ACN	Sample



Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Sample
LP2951ACSD	ACTIVE	WSON	NGT	8	1000	TBD	SNPB	Level-1-260C-UNLIM	-40 to 125	2951AC	Sample
LP2951ACSD/NOPB	ACTIVE	WSON	NGT	8	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	2951AC	Sample
LP2951ACSDX	ACTIVE	WSON	NGT	8	4500	TBD	SNPB	Level-1-260C-UNLIM	-40 to 125	2951AC	Sample
LP2951ACSDX-3.3	ACTIVE	WSON	NGT	8	4500	TBD	SNPB	Level-1-260C-UNLIM	-40 to 125	51AC33	Sample
LP2951ACSDX-3.3/NOPB	ACTIVE	WSON	NGT	8	4500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	51AC33	Sample
LP2951ACSDX/NOPB	ACTIVE	WSON	NGT	8	4500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	2951AC	Sample
LP2951CM	ACTIVE	SOIC	D	8	95	TBD	CU SNPB	Level-1-235C-UNLIM	-40 to 125	2951 CM>D	Sample
LP2951CM-3.0	ACTIVE	SOIC	D	8	95	TBD	CU SNPB	Level-1-235C-UNLIM	-40 to 125	2951C M30>D	Sample
LP2951CM-3.0/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2951C M30>D	Sample
LP2951CM-3.3	ACTIVE	SOIC	D	8	95	TBD	CU SNPB	Level-1-235C-UNLIM	-40 to 125	2951C M33>D	Sample
LP2951CM-3.3/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2951C M33>D	Sample
LP2951CM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2951 CM>D	Sample
LP2951CMM	ACTIVE	VSSOP	DGK	8	1000	TBD	CU SNPB	Level-1-260C-UNLIM	-40 to 125	LODB	Sample
LP2951CMM-3.0	ACTIVE	VSSOP	DGK	8	1000	TBD	CU SNPB	Level-1-260C-UNLIM	-40 to 125	LOBB	Sample
LP2951CMM-3.0/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LOBB	Sample
LP2951CMM-3.3/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L0CB	Sample
LP2951CMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LODB	Sample
LP2951CMMX	ACTIVE	VSSOP	DGK	8	3500	TBD	CU SNPB	Level-1-260C-UNLIM	-40 to 125	LODB	Sampl
LP2951CMMX-3.0	ACTIVE	VSSOP	DGK	8	3500	TBD	CU SNPB	Level-1-260C-UNLIM	-40 to 125	L0BB	Sample



Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
LP2951CMMX-3.0/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		Samples
LP2951CMMX-3.3	ACTIVE	VSSOP	DGK	8	3500	TBD	CU SNPB	Level-1-260C-UNLIM	-40 to 125	LOCB	Samples
LP2951CMMX-3.3/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LOCB	Samples
LP2951CMMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LODB	Samples
LP2951CMX	ACTIVE	SOIC	D	8	2500	TBD	CU SNPB	Level-1-235C-UNLIM	-40 to 125	2951 CM>D	Samples
LP2951CMX-3.0	ACTIVE	SOIC	D	8	2500	TBD	CU SNPB	Level-1-235C-UNLIM	-40 to 125	2951C M30>D	Samples
LP2951CMX-3.0/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2951C M30>D	Samples
LP2951CMX-3.3	ACTIVE	SOIC	D	8	2500	TBD	CU SNPB	Level-1-235C-UNLIM	-40 to 125	2951C M33>D	Samples
LP2951CMX-3.3/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2951C M33>D	Samples
LP2951CMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	2951 CM>D	Samples
LP2951CN	ACTIVE	PDIP	Р	8	40	TBD	SNPB	Level-1-NA-UNLIM	-40 to 125	LP 2951CN	Samples
LP2951CN/NOPB	ACTIVE	PDIP	Р	8	40	Green (RoHS & no Sb/Br)	SN	Level-1-NA-UNLIM	-40 to 125	LP 2951CN	Samples
LP2951CSD	ACTIVE	WSON	NGT	8	1000	TBD	SNPB	Level-1-260C-UNLIM	-40 to 125	2951ACB	Samples
LP2951CSD-3.0	ACTIVE	WSON	NGT	8	1000	TBD	SNPB	Level-1-260C-UNLIM	-40 to 125	51AC30B	Samples
LP2951CSD-3.0/NOPB	ACTIVE	WSON	NGT	8	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	51AC30B	Samples
LP2951CSD-3.3	ACTIVE	WSON	NGT	8	1000	TBD	SNPB	Level-1-260C-UNLIM	-40 to 125	51AC33B	Samples
LP2951CSD-3.3/NOPB	ACTIVE	WSON	NGT	8	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	51AC33B	Samples
LP2951CSD/NOPB	ACTIVE	WSON	NGT	8	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	2951ACB	Samples
LP2951CSDX	ACTIVE	WSON	NGT	8	4500	TBD	SNPB	Level-1-260C-UNLIM	-40 to 125	2951ACB	Samples



9-Feb-2013

Orderable Device	Status	0 71	•		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
LP2951CSDX-3.0	ACTIVE	WSON	NGT	8	4500	TBD	SNPB	Level-1-260C-UNLIM	-40 to 125	51AC30B	Samples
LP2951CSDX-3.0/NOPB	ACTIVE	WSON	NGT	8	4500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	51AC30B	Samples
LP2951CSDX-3.3	ACTIVE	WSON	NGT	8	4500	TBD	SNPB	Level-1-260C-UNLIM	-40 to 125	51AC33B	Samples
LP2951CSDX-3.3/NOPB	ACTIVE	WSON	NGT	8	4500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	51AC33B	Samples
LP2951CSDX/NOPB	ACTIVE	WSON	NGT	8	4500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	2951ACB	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2950CDTX-3.0/NOPB	PFM	NDP	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
LP2950CDTX-3.3/NOPB	PFM	NDP	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
LP2950CDTX-5.0	PFM	NDP	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
LP2950CDTX-5.0/NOPB	PFM	NDP	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
LP2951ACMM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951ACMM-3.0	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951ACMM-3.0/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951ACMM-3.3	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951ACMM-3.3/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951ACMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951ACMMX	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951ACMMX-3.0	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951ACMMX-3.0/NOP B	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951ACMMX-3.3	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951ACMMX-3.3/NOP B	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951ACMMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951ACMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION



www.ti.com

4-Dec-2012


			<u> </u>	<u> </u>			1/0			
Device	Раскаде Туре	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2951ACMX-3.0	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LP2951ACMX-3.0/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LP2951ACMX-3.3	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LP2951ACMX-3.3/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LP2951ACMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LP2951ACSD	WSON	NGT	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951ACSD/NOPB	WSON	NGT	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951ACSDX	WSON	NGT	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951ACSDX-3.3	WSON	NGT	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951ACSDX-3.3/NOPB	WSON	NGT	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951ACSDX/NOPB	WSON	NGT	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951CMM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951CMM-3.0	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951CMM-3.0/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951CMM-3.3/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951CMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951CMMX	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951CMMX-3.0	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951CMMX-3.0/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951CMMX-3.3	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951CMMX-3.3/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951CMMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LP2951CMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LP2951CMX-3.0	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LP2951CMX-3.0/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LP2951CMX-3.3	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LP2951CMX-3.3/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LP2951CMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LP2951CSD	WSON	NGT	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951CSD-3.0	WSON	NGT	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951CSD-3.0/NOPB	WSON	NGT	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951CSD-3.3	WSON	NGT	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951CSD-3.3/NOPB	WSON	NGT	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951CSD/NOPB	WSON	NGT	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951CSDX	WSON	NGT	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951CSDX-3.0	WSON	NGT	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951CSDX-3.0/NOPB	WSON	NGT	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951CSDX-3.3	WSON	NGT	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951CSDX-3.3/NOPB	WSON	NGT	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP2951CSDX/NOPB	WSON	NGT	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

4-Dec-2012



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2950CDTX-3.0/NOPB	PFM	NDP	3	2500	358.0	343.0	63.0
LP2950CDTX-3.3/NOPB	PFM	NDP	3	2500	358.0	343.0	63.0
LP2950CDTX-5.0	PFM	NDP	3	2500	354.0	340.0	35.0
LP2950CDTX-5.0/NOPB	PFM	NDP	3	2500	358.0	343.0	63.0
LP2951ACMM	VSSOP	DGK	8	1000	203.0	190.0	41.0
LP2951ACMM-3.0	VSSOP	DGK	8	1000	203.0	190.0	41.0
LP2951ACMM-3.0/NOPB	VSSOP	DGK	8	1000	203.0	190.0	41.0
LP2951ACMM-3.3	VSSOP	DGK	8	1000	203.0	190.0	41.0
LP2951ACMM-3.3/NOPB	VSSOP	DGK	8	1000	203.0	190.0	41.0
LP2951ACMM/NOPB	VSSOP	DGK	8	1000	203.0	190.0	41.0
LP2951ACMMX	VSSOP	DGK	8	3500	349.0	337.0	45.0
LP2951ACMMX-3.0	VSSOP	DGK	8	3500	349.0	337.0	45.0
P2951ACMMX-3.0/NOPB	VSSOP	DGK	8	3500	349.0	337.0	45.0
LP2951ACMMX-3.3	VSSOP	DGK	8	3500	349.0	337.0	45.0
P2951ACMMX-3.3/NOPB	VSSOP	DGK	8	3500	349.0	337.0	45.0
LP2951ACMMX/NOPB	VSSOP	DGK	8	3500	349.0	337.0	45.0
LP2951ACMX	SOIC	D	8	2500	349.0	337.0	45.0
LP2951ACMX-3.0	SOIC	D	8	2500	349.0	337.0	45.0
LP2951ACMX-3.0/NOPB	SOIC	D	8	2500	349.0	337.0	45.0
LP2951ACMX-3.3	SOIC	D	8	2500	349.0	337.0	45.0

PACKAGE MATERIALS INFORMATION




www.ti.com

4-Dec-2012

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2951ACMX-3.3/NOPB	SOIC	D	8	2500	349.0	337.0	45.0
LP2951ACMX/NOPB	SOIC	D	8	2500	349.0	337.0	45.0
LP2951ACSD	WSON	NGT	8	1000	203.0	190.0	41.0
LP2951ACSD/NOPB	WSON	NGT	8	1000	203.0	190.0	41.0
LP2951ACSDX	WSON	NGT	8	4500	349.0	337.0	45.0
LP2951ACSDX-3.3	WSON	NGT	8	4500	349.0	337.0	45.0
LP2951ACSDX-3.3/NOPB	WSON	NGT	8	4500	349.0	337.0	45.0
LP2951ACSDX/NOPB	WSON	NGT	8	4500	349.0	337.0	45.0
LP2951CMM	VSSOP	DGK	8	1000	203.0	190.0	41.0
LP2951CMM-3.0	VSSOP	DGK	8	1000	203.0	190.0	41.0
LP2951CMM-3.0/NOPB	VSSOP	DGK	8	1000	203.0	190.0	41.0
LP2951CMM-3.3/NOPB	VSSOP	DGK	8	1000	203.0	190.0	41.0
LP2951CMM/NOPB	VSSOP	DGK	8	1000	203.0	190.0	41.0
LP2951CMMX	VSSOP	DGK	8	3500	349.0	337.0	45.0
LP2951CMMX-3.0	VSSOP	DGK	8	3500	349.0	337.0	45.0
LP2951CMMX-3.0/NOPB	VSSOP	DGK	8	3500	349.0	337.0	45.0
LP2951CMMX-3.3	VSSOP	DGK	8	3500	349.0	337.0	45.0
LP2951CMMX-3.3/NOPB	VSSOP	DGK	8	3500	349.0	337.0	45.0
LP2951CMMX/NOPB	VSSOP	DGK	8	3500	349.0	337.0	45.0
LP2951CMX	SOIC	D	8	2500	349.0	337.0	45.0
LP2951CMX-3.0	SOIC	D	8	2500	349.0	337.0	45.0
LP2951CMX-3.0/NOPB	SOIC	D	8	2500	349.0	337.0	45.0
LP2951CMX-3.3	SOIC	D	8	2500	349.0	337.0	45.0
LP2951CMX-3.3/NOPB	SOIC	D	8	2500	349.0	337.0	45.0
LP2951CMX/NOPB	SOIC	D	8	2500	349.0	337.0	45.0
LP2951CSD	WSON	NGT	8	1000	203.0	190.0	41.0
LP2951CSD-3.0	WSON	NGT	8	1000	203.0	190.0	41.0
LP2951CSD-3.0/NOPB	WSON	NGT	8	1000	203.0	190.0	41.0
LP2951CSD-3.3	WSON	NGT	8	1000	203.0	190.0	41.0
LP2951CSD-3.3/NOPB	WSON	NGT	8	1000	203.0	190.0	41.0
LP2951CSD/NOPB	WSON	NGT	8	1000	203.0	190.0	41.0
LP2951CSDX	WSON	NGT	8	4500	349.0	337.0	45.0
LP2951CSDX-3.0	WSON	NGT	8	4500	349.0	337.0	45.0
LP2951CSDX-3.0/NOPB	WSON	NGT	8	4500	349.0	337.0	45.0
LP2951CSDX-3.3	WSON	NGT	8	4500	349.0	337.0	45.0
LP2951CSDX-3.3/NOPB	WSON	NGT	8	4500	349.0	337.0	45.0
LP2951CSDX/NOPB	WSON	NGT	8	4500	349.0	337.0	45.0

MECHANICAL DATA

NDP0003B



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



MECHANICAL DATA

NGT0008A



D (R-PDSO-G8)


PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





- 🖄 Lead dimensions are not controlled within this area.
- Falls within JEDEC TO-226 Variation AA (TO-226 replaces TO-92).
- E. Shipping Method:
 - Straight lead option available in either bulk pack or tape & reel.
 - Formed lead option available in tape & reel or ammo pack.
 - Specific products can be offered in limited combinations of shipping mediums and lead options.
 - Consult product folder for more information on available options.





Α.

B. This drawing is subject to change without notice.

C. Tape and Reel information for the Formed Lead Option package.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated