

LP2952/LP2952A/LP2953/LP2953A

Adjustable Micropower Low-Dropout Voltage Regulators

General Description

The LP2952 and LP2953 are micropower voltage regulators with very low quiescent current (130 μ A typical at 1 mA load) and very low dropout voltage (typ. 60 mV at light load and 470 mV at 250 mA load current). They are ideally suited for battery-powered systems. Furthermore, the quiescent current increases only slightly at dropout, which prolongs battery life.

The LP2952 and LP2953 retain all the desirable characteristics of the LP2951, but offer increased output current, additional features, and an improved shutdown function.

The internal crowbar pulls the output down quickly when the shutdown is activated.

The error flag goes low if the output voltage drops out of regulation.

Reverse battery protection is provided.

The internal voltage reference is made available for external use, providing a low-T.C. reference with very good line and load regulation.

The parts are available in DIP and surface mount packages.

Features

- Output voltage adjusts from 1.23V to 29V
- Guaranteed 250 mA output current
- Extremely low quiescent current
- Low dropout voltage
- Extremely tight line and load regulation
- Very low temperature coefficient
- Current and thermal limiting
- Reverse battery protection
- 50 mA (typical) output pulldown crowbar
- 5V and 3.3V versions available



LP2953 Versions Only

- Auxiliary comparator included with CMOS/TTL compatible output levels. Can be used for fault detection, low input line detection, etc.

Applications

- High-efficiency linear regulator
- Regulator with under-voltage shutdown
- Low dropout battery-powered regulator
- Snap-ON/Snap-OFF regulator

Block Diagrams



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range $-65^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$

Operating Temperature Range

LP2952I, LP2953I, LP2952AI,
LP2953AI, LP2952I-3.3, LP2953I-3.3,
LP2952AI-3.3, LP2953AI-3.3 $-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$
LP2953AM $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$

Maximum Junction Temperature

LP2952I, LP2953I, LP2952AI,
LP2953AI, LP2952I-3.3, LP2953I-3.3,
LP2952AI-3.3, LP2953AI-3.3 $+125^{\circ}\text{C}$
LP2953AM $+150^{\circ}\text{C}$

Lead Temp. (Soldering, 5 seconds)

260°C

Power Dissipation (Note 2)

Internally Limited

Input Supply Voltage

-20V to $+30\text{V}$

Feedback Input Voltage (Note 3)

-0.3V to $+5\text{V}$

Comparator Input Voltage (Note 4)

-0.3V to $+30\text{V}$

Shutdown Input Voltage (Note 4)

-0.3V to $+30\text{V}$

Comparator Output Voltage (Note 4)

-0.3V to $+30\text{V}$

ESD Rating (Note 15)

2 kV

Electrical Characteristics Limits in standard typeface are for $T_J = 25^{\circ}\text{C}$, **bold typeface** applies over the full operating temperature range. Limits are guaranteed by production testing or correlation techniques using standard Statistical Quality Control (SQC) methods. Unless otherwise specified: $V_{IN} = V_O(\text{NOM}) + 1\text{V}$, $I_L = 1\text{ mA}$, $C_L = 2.2\text{ }\mu\text{F}$ for 5V parts and $4.7\text{ }\mu\text{F}$ for 3.3V parts. Feedback pin is tied to V Tap pin, Output pin is tied to Output Sense pin.

3.3V Versions

Symbol	Parameter	Conditions	Typical	LP2952AI-3.3, LP2953AI-3.3		LP2952I-3.3, LP2953I-3.3		Units
				Min	Max	Min	Max	
V_O	Output Voltage		3.3	3.284 3.260	3.317 3.340	3.267 3.234	3.333 3.366	V
		$1\text{ mA} \leq I_L \leq 250\text{ mA}$	3.3	3.254	3.346	3.221	3.379	

5V Versions

Symbol	Parameter	Conditions	Typical	LP2952AI, LP2953AI, LP2953AM (Note 17)		LP2952I, LP2953I		Units
				Min	Max	Min	Max	
V_O	Output Voltage		5.0	4.975 4.940	5.025 5.060	4.950 4.900	5.050 5.100	V
		$1\text{ mA} \leq I_L \leq 250\text{ mA}$	5.0	4.930	5.070	4.880	5.120	

All Voltage Options

Symbol	Parameter	Conditions	Typical	LP2952AI, LP2953AI, LP2952AI-3.3, LP2953AI-3.3, LP2953AM (Note 17)		LP2952I, LP2953I, LP2952I-3.3, LP2953I-3.3		Units
				Min	Max	Min	Max	
$\frac{\Delta V_O}{\Delta T}$	Output Voltage Temp. Coefficient	(Note 5)	20		100		150	ppm/ $^{\circ}\text{C}$
$\frac{\Delta V_O}{V_O}$	Output Voltage Line Regulation	$V_{IN} = V_O(\text{NOM}) + 1\text{V}$ to 30V	0.03		0.1 0.2		0.2 0.4	%
$\frac{\Delta V_O}{V_O}$	Output Voltage Load Regulation (Note 6)	$I_L = 1\text{ mA}$ to 250 mA $I_L = 0.1\text{ mA}$ to 1 mA	0.04		0.16 0.20		0.20 0.30	%
$V_{IN}-V_O$	Dropout Voltage (Note 7)	$I_L = 1\text{ mA}$	60		100 150		100 150	mV
		$I_L = 50\text{ mA}$	240		300 420		300 420	
		$I_L = 100\text{ mA}$	310		400 520		400 520	
		$I_L = 250\text{ mA}$	470		600 800		600 800	

Electrical Characteristics Limits in standard typeface are for $T_J = 25^\circ\text{C}$, **bold typeface** applies over the full operating temperature range. Limits are guaranteed by production testing or correlation techniques using standard Statistical Quality Control (SQC) methods. Unless otherwise specified: $V_{IN} = V_O(\text{NOM}) + 1\text{V}$, $I_L = 1\text{ mA}$, $C_L = 2.2\text{ }\mu\text{F}$ for 5V parts and $4.7\text{ }\mu\text{F}$ for 3.3V parts. Feedback pin is tied to V Tap pin, Output pin is tied to Output Sense pin. (Continued)

All Voltage Options (Continued)

Symbol	Parameter	Conditions	Typical	LP2952AI, LP2953AI, LP2952AI-3.3, LP2953AI-3.3, LP2953AM (Note 17)		LP2952I, LP2953I, LP2952I-3.3, LP2953I-3.3		Units
				Min	Max	Min	Max	
I_{GND}	Ground Pin Current (Note 8)	$I_L = 1\text{ mA}$	130		170 200		170 200	μA
		$I_L = 50\text{ mA}$	1.1		2 2.5		2 2.5	mA
		$I_L = 100\text{ mA}$	4.5		6 8		6 8	
		$I_L = 250\text{ mA}$	21		28 33		28 33	
I_{GND}	Ground Pin Current at Dropout (Note 8)	$V_{IN} = V_O(\text{NOM}) - 0.5\text{V}$ $I_L = 100\text{ }\mu\text{A}$	165		210 240		210 240	μA
I_{GND}	Ground Pin Current at Shutdown (Note 8)	(Note 9)	105		140		140	μA
I_{LIMIT}	Current Limit	$V_{\text{OUT}} = 0$	380		500 530		500 530	mA
$\frac{\Delta V_O}{\Delta P_d}$	Thermal Regulation	(Note 10)	0.05		0.2		0.2	%/W
e_n	Output Noise Voltage (10 Hz to 100 kHz) $I_L = 100\text{ mA}$	$C_L = 4.7\text{ }\mu\text{F}$	400					$\mu\text{V RMS}$
		$C_L = 33\text{ }\mu\text{F}$	260					
		$C_L = 33\text{ }\mu\text{F}$ (Note 11)	80					
V_{REF}	Reference Voltage	(Note 12)	1.230	1.215 1.205	1.245 1.255	1.205 1.190	1.255 1.270	V
$\frac{\Delta V_{\text{REF}}}{V_{\text{REF}}}$	Reference Voltage Line Regulation	$V_{IN} = 2.5\text{V to } V_O(\text{NOM}) + 1\text{V}$ $V_{IN} = V_O(\text{NOM}) + 1\text{V to } 30\text{V}$ (Note 13)	0.03		0.1 0.2		0.2 0.4	%
$\frac{\Delta V_{\text{REF}}}{V_{\text{REF}}}$	Reference Voltage Load Regulation	$I_{\text{REF}} = 0\text{ to } 200\text{ }\mu\text{A}$	0.25		0.4 0.6		0.8 1.0	%
$\frac{\Delta V_{\text{REF}}}{\Delta T}$	Reference Voltage Temp. Coefficient	(Note 5)	20					ppm/ $^\circ\text{C}$
$I_{\text{B}}(\text{FB})$	Feedback Pin Bias Current		20		40 60		40 60	nA
I_O (SINK)	Output "OFF" Pulldown Current	(Note 9)	50	30 20		30 20		mA

Electrical Characteristics Limits in standard typeface are for $T_J = 25^\circ\text{C}$, **bold typeface** applies over the full operating temperature range. Limits are guaranteed by production testing or correlation techniques using standard Statistical Quality Control (SQC) methods. Unless otherwise specified: $V_{IN} = V_O(\text{NOM}) + 1\text{V}$, $I_L = 1\text{mA}$, $C_L = 2.2\text{ }\mu\text{F}$ for 5V parts and $4.7\text{ }\mu\text{F}$ for 3.3V parts. Feedback pin is tied to V Tap pin, Output pin is tied to Output Sense pin. (Continued)

Symbol	Parameter	Conditions	Typical	LP2952AI, LP2953AI, LP2952AI-3.3, LP2953AI-3.3, LP2953AM (Note 17)		LP2952I, LP2953I, LP2952I-3.3, LP2953I-3.3		Units
				Min	Max	Min	Max	
DROPOUT DETECTION COMPARATOR								
I _{OH}	Output “HIGH” Leakage	V _{OH} = 30V	0.01		1 2		1 2	μA
V _{OL}	Output “LOW” Voltage	V _{IN} = V _O (NOM) – 0.5V I _O (COMP) = 400 μA	150		250 400		250 400	mV
V _{THR} (MAX)	Upper Threshold Voltage	(Note 14)	–60	–80 –95	–35 –25	–80 –95	–35 –25	mV
V _{THR} (MIN)	Lower Threshold Voltage	(Note 14)	–85	–110 –160	–55 –40	–110 –160	–55 –40	mV
HYST	Hysteresis	(Note 14)	15					mV
SHUTDOWN INPUT (Note 16)								
V _{OS}	Input Offset Voltage	(Referred to V _{REF})	±3	–7.5 –10	7.5 10	–7.5 –10	7.5 10	mV
HYST	Hysteresis		6					mV
I _B	Input Bias Current	V _{IN} (S/D) = 0V to 5V	10	–30 –50	30 50	–30 –50	–30 50	nA
		LP2953AM	10	–30 –75	30 75			
AUXILIARY COMPARATOR (LP2953 Only)								
V _{OS}	Input Offset Voltage	(Referred to V _{REF})	±3	–7.5 –10	7.5 10	–7.5 –10	7.5 10	mV
		LP2953AM	±3	–7.5 –12	7.5 12			
HYST	Hysteresis		6					mV
I _B	Input Bias Current	V _{IN} (COMP) = 0V to 5V	10	–30 –50	30 50	–30 –50	30 50	nA
		LP2953AM	10	–30 –75	30 75			
I _{OH}	Output “HIGH” Leakage	V _{OH} = 30V V _{IN} (COMP) = 1.3V	0.01		1 2		1 2	μA
		LP2953AM	0.01		1 2.2			
V _{OL}	Output “LOW” Voltage	V _{IN} (COMP) = 1.1V I _O (COMP) = 400 μA	150		250 400		250 400	mV
		LP2953AM	150		250 420			

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions.

Note 2: The maximum allowable power dissipation is a function of the maximum junction temperature, $T_J(\text{MAX})$, the junction-to-ambient thermal resistance, θ_{J-A} , and the ambient temperature, T_A . The maximum allowable power dissipation at any ambient temperature is calculated using: $P(\text{MAX}) = \frac{T_J(\text{MAX}) - T_A}{\theta_{J-A}}$.

Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. See APPLICATION HINTS for additional information on heatsinking and thermal resistance.

Note 3: When used in dual-supply systems where the regulator load is returned to a negative supply, the output voltage must be diode-clamped to ground.

Note 4: May exceed the input supply voltage.

Note 5: Output or reference voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.

Note 6: Load regulation is measured at constant junction temperature using low duty cycle pulse testing. Two separate tests are performed, one for the range of 100 μA to 1 mA and one for the 1 mA to 250 mA range. Changes in output voltage due to heating effects are covered by the thermal regulation specification.

Note 7: Dropout voltage is defined as the input to output differential at which the output voltage drops 100 mV below the value measured with a 1V differential. At very low values of programmed output voltage, the input voltage minimum of 2V (**2.3V over temperature**) must be observed.

Note 8: Ground pin current is the regulator quiescent current. The total current drawn from the source is the sum of the ground pin current, output load current, and current through the external resistive divider (if used).

Note 9: $V_{\text{SHUTDOWN}} \leq 1.1V$, $V_{\text{OUT}} = V_{\text{O(NOM)}}$.

Note 10: Thermal regulation is the change in output voltage at a time T after a change in power dissipation, excluding load or line regulation effects. Specifications are for a 200 mA load pulse at $V_{\text{IN}} = V_{\text{O(NOM)}} + 15V$ (3W pulse) for $T = 10$ ms.

Note 11: Connect a 0.1 μF capacitor from the output to the feedback pin.

Note 12: $V_{\text{REF}} \leq V_{\text{OUT}} \leq (V_{\text{IN}} - 1V)$, $2.3V \leq V_{\text{IN}} \leq 30V$, $100 \mu\text{A} \leq I_L \leq 250$ mA.

Note 13: Two separate tests are performed, one covering $2.5V \leq V_{\text{IN}} \leq V_{\text{O(NOM)}} + 1V$ and the other test for $V_{\text{O(NOM)}} + 1V \leq V_{\text{IN}} \leq 30V$.













Note 14: Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at $V_{\text{IN}} = V_{\text{O(NOM)}} + 1V$. To express these thresholds in terms of output voltage change, multiply by the Error amplifier gain, which is $V_{\text{OUT}}/V_{\text{REF}} = (R1 + R2)/R2$ (refer to Figure 4).

Note 15: Human body model, 200 pF discharged through 1.5 k Ω .

Note 16: Drive $\overline{\text{Shutdown}}$ pin with TTL or CMOS-low level to shut regulator OFF, high level to turn regulator ON.













Note 17: A military RETS specification is available upon request. At the time of printing, the LP2953AMJ/883C RETS specification complied with the **boldface** limits in this column.

Typical Performance Characteristics Unless otherwise specified: $V_{IN} = 6V$, $I_L = 1\text{ mA}$, $C_L = 2.2\text{ }\mu\text{F}$, $V_{SD} = 3V$, $T_A = 25^\circ\text{C}$, $V_{OUT} = 5V$.



TL/H/11127-3


Typical Performance Characteristics Unless otherwise specified: $V_{IN} = 6V$, $I_L = 1\text{ mA}$, $C_L = 2.2\text{ }\mu\text{F}$, $V_{SD} = 3V$, $T_A = 25^\circ\text{C}$, $V_{OUT} = 5V$. (Continued)



TL/H/11127-4


Typical Performance Characteristics

Unless otherwise specified: $V_{IN} = 6V$, $I_L = 1\text{ mA}$, $C_L = 2.2\text{ }\mu\text{F}$,
 $V_{SD} = 3V$, $T_A = 25^\circ\text{C}$, $V_{OUT} = 5V$. (Continued)



TL/H/11127-5

Schematic Diagram




Application Hints

HEATSINK REQUIREMENTS (Industrial Temperature Range Devices)

The maximum allowable power dissipation for the LP2952/LP2953 is limited by the maximum junction temperature ($+125^{\circ}\text{C}$) and the external factors that determine how quickly heat flows away from the part: the *ambient temperature* and the *junction-to-ambient thermal resistance* for the specific application.

The industrial temperature range ($-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$) parts are manufactured in plastic DIP and surface mount packages which contain a copper lead frame that allows heat to be effectively conducted away from the die, through the ground pins of the IC, and into the copper of the PC board. Details on heatsinking using PC board copper are covered later.

To determine if a heatsink is required, the maximum power dissipated by the regulator, $P(\text{max})$, must be calculated. It is important to remember that if the regulator is powered from a transformer connected to the AC line, the **maximum specified AC input voltage** must be used (since this produces the maximum DC input voltage to the regulator). *Figure 1* shows the voltages and currents which are present in the circuit. The formula for calculating the power dissipated in the regulator is also shown in *Figure 1*:



$$P_{\text{TOTAL}} = (V_{\text{IN}} - V_{\text{OUT}}) I_L + (V_{\text{IN}}) I_G$$

FIGURE 1. Current/Voltage Diagram

The next parameter which must be calculated is the maximum allowable temperature rise, $T_R(\text{max})$. This is calculated by using the formula:

$$T_R(\text{max}) = T_J(\text{max}) - T_A(\text{max})$$

where: $T_J(\text{max})$ is the maximum allowable junction temperature

$T_A(\text{max})$ is the maximum ambient temperature

Using the calculated values for $T_R(\text{max})$ and $P(\text{max})$, the required value for junction-to-ambient thermal resistance, θ_{J-A} , can now be found:


$$\theta_{J-A} = T_R(\text{max})/P(\text{max})$$

The heatsink is made using the PC board copper. The heat is conducted from the die, through the lead frame (inside the part), and out the pins which are soldered to the PC board. The pins used for heat conduction are:

TABLE I

Part	Package	Pins
LP2952IN, LP2952AIN, LP2952IN-3.3, LP2952AIN-3.3	14-Pin DIP	3, 4, 5, 10, 11, 12
LP2953IN, LP2953AIN, LP2953IN-3.3, LP2953AIN-3.3	16-Pin DIP	4, 5, 12, 13
LP2952IM, LP2952AIM, LP2952IM-3.3, LP2952AIM-3.3, LP2953IM, LP2953AIM, LP2953IM-3.3, LP2953AIM-3.3	16-Pin Surface Mount	1, 8, 9, 16

Figure 2 shows copper patterns which may be used to dissipate heat from the LP2952 and LP2953:



*For best results, use $L = 2H$

**14-Pin DIP is similar, refer to Table I for pins designated for heatsinking.

FIGURE 2. Copper Heatsink Patterns

Table II shows some values of junction-to-ambient thermal resistance (θ_{J-A}) for values of L and W for 1 oz. copper:

TABLE II

Package	L (in.)	H (in.)	θ_{J-A} ($^{\circ}\text{C}/\text{W}$)
16-Pin DIP	1	0.5	70
	2	1	60
	3	1.5	58
	4	0.19	66
	6	0.19	66
14-Pin DIP	1	0.5	65
	2	1	51
	3	1.5	49
	6	0.19	69
Surface Mount	1	0.5	83
	2	1	70
	3	1.5	67
	4	0.19	71
	2	0.19	73

Application Hints (Continued)

HEATSINK REQUIREMENTS (Military Temperature Range Devices)

The maximum allowable power dissipation for the LP2953AMJ is limited by the maximum junction temperature ($+150^{\circ}\text{C}$) and the two parameters that determine how quickly heat flows away from the die: *the ambient temperature and the junction-to-ambient thermal resistance of the part.*

The military temperature range ($-55^{\circ}\text{C} \leq T_J \leq +150^{\circ}\text{C}$) parts are manufactured in ceramic DIP packages which contain a KOVAR lead frame (unlike the industrial parts, which have a copper lead frame). The KOVAR material is necessary to attain the hermetic seal required in military applications.

The KOVAR lead frame does not conduct heat as well as copper, which means that the PC board copper can not be used to significantly reduce the overall junction-to-ambient thermal resistance in applications using the LP2953AMJ part.

The power dissipation calculations for military applications are done exactly the same as was detailed in the previous section, with one important exception: the value for $\theta_{(J-A)}$, the junction-to-ambient thermal resistance, is fixed at 95°C/W and can not be changed by adding copper foil patterns to the PC board. This leads to an important fact: *The maximum allowable power dissipation in any application using the LP2953AMJ is dependent only on the ambient temperature:*

$$P(\text{max}) = T_{R(\text{max})} / \theta_{(J-A)}$$

$$P(\text{max}) = \frac{T_{J(\text{max})} - T_{A(\text{max})}}{\theta_{(J-A)}}$$

$$P(\text{max}) = \frac{150 - T_{A(\text{max})}}{95}$$

Figure 3 shows a graph of maximum allowable power dissipation vs. ambient temperature for the LP2953AMJ, made using the 95°C/W value for $\theta_{(J-A)}$ and assuming a maximum junction temperature of 150°C (caution: the *maximum* ambient temperature which will be reached in a given application must always be used to calculate maximum allowable power dissipation).




FIGURE 3. Power Derating Curve for LP2953AMJ

TL/H/11127-26

EXTERNAL CAPACITORS

A $2.2 \mu\text{F}$ (or greater) capacitor is required between the output pin and ground to assure stability when the output is set to 5V. Without this capacitor, the part will oscillate. Most type of tantalum or aluminum electrolytics will work here. Film types will work, but are more expensive. Many aluminum electrolytics contain electrolytes which freeze at -30°C , which requires the use of solid tantalums below -25°C . The important parameters of the capacitor are an ESR of about 5Ω or less and a resonant frequency above 500 kHz (the ESR may increase by a factor of **20** or **30** as the temperature is reduced from 25°C to -30°C). The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for stability. The capacitor can be reduced to $0.68 \mu\text{F}$ for currents below 10 mA or $0.22 \mu\text{F}$ for currents below 1 mA.

Programming the output for voltages below 5V runs the error amplifier at lower gains requiring *more* output capacitance for stability. At 3.3V output, a minimum of $4.7 \mu\text{F}$ is required. For the worst-case condition of 1.23V output and 250 mA of load current, a $6.8 \mu\text{F}$ (or larger) capacitor should be used.

A $1 \mu\text{F}$ capacitor should be placed from the input pin to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery input is used. Stray capacitance to the Feedback terminal can cause instability. This problem is most likely to appear when using high value external resistors to set the output voltage. Adding a 100 pF capacitor between the Output and Feedback pins and increasing the output capacitance to $6.8 \mu\text{F}$ (or greater) will cure the problem.

MINIMUM LOAD

When setting the output voltage using an external resistive divider, a minimum current of $1 \mu\text{A}$ is recommended through the resistors to provide a minimum load.

It should be noted that a minimum load current is specified in several of the electrical characteristic test conditions, so this value must be used to obtain correlation on these test limits.

Application Hints (Continued)

PROGRAMMING THE OUTPUT VOLTAGE

The regulator may be pin-strapped for 5V operation using its internal resistive divider by tying the Output and Sense pins together and also tying the Feedback and 5V Tap pins together.

Alternatively, it may be programmed for any voltage between the 1.23V reference and the 30V maximum rating using an external pair of resistors (see Figure 4). The complete equation for the output voltage is:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right) + (I_{FB} \times R1)$$

where V_{REF} is the 1.23V reference and I_{FB} is the Feedback pin bias current (~ 20 nA typical). The minimum recommended load current of $1 \mu A$ sets an upper limit of $1.2 M\Omega$ on the value of $R2$ in cases where the regulator must work with no load (see **MINIMUM LOAD**). I_{FB} will produce a typical 2% error in V_{OUT} which can be eliminated at room temperature by trimming $R1$. For better accuracy, choosing $R2 = 100 k\Omega$ will reduce this error to 0.17% while increasing the resistor program current to $12 \mu A$. Since the typical quiescent current is $120 \mu A$, this added current is negligible.




FIGURE 4. Adjustable Regulator

*See Application Hints

**Drive with TTL-low to shut down

DROPOUT VOLTAGE

The dropout voltage of the regulator is defined as the minimum input-to-output voltage differential required for the output voltage to stay within 100 mV of the output voltage measured with a 1V differential. The dropout voltage is independent of the programmed output voltage.

DROPOUT DETECTION COMPARATOR

This comparator produces a logic "LOW" whenever the output falls out of regulation by more than about 5%. This figure results from the comparator's built-in offset of 60 mV divided by the 1.23V reference (refer to block diagrams on page 1). The 5% low trip level remains constant regardless of the programmed output voltage. An out-of-regulation condition can result from low input voltage, current limiting, or thermal limiting.

Figure 5 gives a timing diagram showing the relationship between the output voltage, the ERROR output, and input voltage as the input voltage is ramped up and down to a regulator programmed for 5V output. The ERROR signal becomes low at about 1.3V input. It goes high at about 5V input, where the output equals 4.75V. Since the dropout voltage is load dependent, the input voltage trip points will vary with load current. The output voltage trip point does not vary.

The comparator has an open-collector output which requires an external pull-up resistor. This resistor may be connected to the regulator output or some other supply voltage. Using the regulator output prevents an invalid "HIGH" on the comparator output which occurs if it is pulled up to an external voltage while the regulator input voltage is reduced below 1.3V. In selecting a value for the pull-up resistor, note that while the output can sink $400 \mu A$, this current adds to battery drain. Suggested values range from $100 k\Omega$ to $1 M\Omega$. This resistor is not required if the output is unused.

When $V_{IN} \leq 1.3V$, the error flag pin becomes a high impedance, allowing the error flag voltage to rise to its pull-up voltage. Using V_{OUT} as the pull-up voltage (rather than an external 5V source) will keep the error flag voltage below 1.2V (typical) in this condition. The user may wish to divide down the error flag voltage using equal-value resistors ($10 k\Omega$ suggested) to ensure a low-level logic signal during any fault condition, while still allowing a valid high logic level during normal operation.




FIGURE 5. ERROR Output Timing

*In shutdown mode, ERROR will go high if it has been pulled up to an external supply. To avoid this invalid response, pull up to regulator output.

**Exact value depends on dropout voltage. (See Application Hints)

OUTPUT ISOLATION

The regulator output can be left connected to an active voltage source (such as a battery) with the regulator input power shut off, as long as the regulator ground pin is connected to ground. If the ground pin is left floating, damage to the regulator can occur if the output is pulled up by an external voltage source.

Application Hints (Continued)

REDUCING OUTPUT NOISE

In reference applications it may be advantageous to reduce the AC noise present on the output. One method is to reduce regulator bandwidth by increasing output capacitance. This is relatively inefficient, since large increases in capacitance are required to get significant improvement.

Noise can be reduced more effectively by a bypass capacitor placed across R1 (refer to *Figure 4*). The formula for selecting the capacitor to be used is:

$$C_B = \frac{1}{2\pi R_1 \times 20 \text{ Hz}}$$

This gives a value of about 0.1 μF . When this is used, the output capacitor must be 6.8 μF (or greater) to maintain stability. The 0.1 μF capacitor reduces the high frequency gain of the circuit to unity, lowering the output noise from 260 μV to 80 μV using a 10 Hz to 100 kHz bandwidth. Also, noise is no longer proportional to the output voltage, so improvements are more pronounced at high output voltages.

AUXILIARY COMPARATOR (LP2953 only)

The LP2953 contains an auxiliary comparator whose inverting input is connected to the 1.23V reference. The auxiliary comparator has an open-collector output whose electrical characteristics are similar to the dropout detection comparator. The non-inverting input and output are brought out for external connections.

SHUTDOWN INPUT

A logic-level signal will shut off the regulator output when a "LOW" (<1.2V) is applied to the Shutdown input.

To prevent possible mis-operation, the Shutdown input must be actively terminated. If the input is driven from open-collector logic, a pull-up resistor (20 k Ω to 100 k Ω recommended) should be connected from the Shutdown input to the regulator input.


If the Shutdown input is driven from a source that actively pulls high and low (like an op-amp), the pull-up resistor is not required, but may be used.

If the shutdown function is not to be used, the cost of the pull-up resistor can be saved by simply tying the Shutdown input directly to the regulator input.

IMPORTANT: Since the Absolute Maximum Ratings state that the Shutdown input can not go more than 0.3V below ground, the reverse-battery protection feature which protects the regulator input is sacrificed if the Shutdown input is tied directly to the regulator input.

If reverse-battery protection is required in an application, the pull-up resistor between the Shutdown input and the regulator input must be used.

Pinout Drawings



Ordering Information



LP2952

Order Number	Temp. Range (T _J) °C	Package	NSC Drawing Number
LP2952IN, LP2952AIN, LP2952IN-3.3, LP2952AIN-3.3	-40 to +125	14-Pin Molded DIP	N14A
LP2952IM, LP2952AIM, LP2952IM-3.3, LP2952AIM-3.3	-40 to +125	16-Pin Surface Mount	M16A

LP2953



Order Number	Temp. Range (T _J) °C	Package	NSC Drawing Number
LP2953IN, LP2953AIN, LP2953IN-3.3, LP2953AIN-3.3	-40 to +125	16-Pin Molded DIP	N16A
LP2953IM, LP2953AIM, LP2953IM-3.3, LP2953AIM-3.3	-40 to +125	16-Pin Surface Mount	M16A
LP2953AMJ/883	-55 to +150	16-Pin Ceramic DIP	J16A

Typical Applications



*Output voltage equals $+V_{IN}$ minus dropout voltage, which varies with output current. Current limits at a maximum of 380 mA (typical).

**Select R1 so that the comparator input voltage is 1.23V at the output voltage which corresponds to the desired fault current value.




*Connect to Logic or μP control inputs.

LOW BATT flag warns the user that the battery has discharged down to about 5.8V, giving the user time to recharge the battery or power down some hardware with high power requirements. The output is still in regulation at this time.

OUT OF REGULATION flag indicates when the battery is almost completely discharged, and can be used to initiate a power-down sequence.


Typical Applications (Continued)

5V Battery Powered Supply with Backup and Low Battery Flag




TL/H/11127-19

5V Regulator with Timed Power-On Reset



TL/H/11127-20

Timing Diagram for Timed Power-On Reset




* $R_T = 1 \text{ MEG}$, $C_T = 0.1 \mu\text{F}$

TL/H/11127-21

Typical Applications (Continued)


5V Regulator with Snap-On/Snap-Off Feature and Hysteresis



TL/H/11127-22

*Turns ON at $V_{IN} = 5.87V$
Turns OFF at $V_{IN} = 5.64V$
(for component values shown)

5V Regulator with Error Flags for LOW BATTERY and OUT OF REGULATION with SNAP-ON/SNAP-OFF Output



TL/H/11127-23

*Connect to Logic or μP control inputs.


OUTPUT has SNAP-ON/SNAP-OFF feature.

LOW BATT flag warns the user that the battery has discharged down to about 5.8V, giving the user time to recharge the battery or shut down hardware with high power requirements. The output is still in regulation at this time.

OUT OF REGULATION flag goes low if the output goes below about 4.7V, which could occur from a load fault.


OUTPUT has SNAP-ON/SNAP-OFF feature. Regulator snaps ON at about 5.7V input, and OFF at about 5.6V.

5V Regulator with Timed Power-On Reset, Snap-On/Snap-Off Feature and Hysteresis



TL/H/11127-24

Timing Diagram



TL/H/11127-25

$T_d = (0.28) RC = 28 \text{ ms}$ for components shown.

The drawing consists of three views: a top view, a side view, and a detail view of the lead profile.

- Top View:** Shows a rectangular package with 16 pins (8 on each long side). Dimensions include a total width of 0.785 [19.94] MAX, a pin pitch of 0.037 ± 0.005 TYP [0.94 \pm 0.13], and a pin width of 0.055 ± 0.005 TYP [1.40 \pm 0.13]. Corner radii are $R 0.025$ [0.64] and $R 0.005-0.020$ TYP [0.13-0.51].
- Side View:** Shows the package height and lead profile. Dimensions include a total height of $0.220-0.310$ [5.59-7.87], a lead thickness of $0.020-0.060$ TYP [0.51-1.52], and a lead height of 0.150 MIN TYP [3.81]. The lead angle is $90^\circ \pm 4^\circ$ TYP.
- Detail View:** Shows a cross-section of the lead with a $95^\circ \pm 5^\circ$ TYP angle. Dimensions include a lead thickness of 0.010 ± 0.002 TYP [0.25 \pm 0.05] and a lead height of $0.310-0.410$ [7.87-10.41].

0.386 - 0.394
(9.804 - 10.00)

16 15 14 13 12 11 10 9

0.228 - 0.244
(5.791 - 6.198)

30°
TYP

0.010 MAX
(0.254)

LEAD NO. 1
IDENT

1 2 3 4 5 6 7 8

0.053 - 0.069
(1.346 - 1.753)

0.004 - 0.010
(0.102 - 0.254)

0.014
(0.356)

0.050
(1.270)
TYP

0.008
(0.203)
TYP


0.014 - 0.020
(0.356 - 0.508)
TYP

SEATING
PLANE

M16A (REV H)

16


Physical Dimensions inches (millimeters) (Continued)



N14A (REV F)

Physical Dimensions inches (millimeters) (Continued)

Lit. # 108569-002



N16A (REV E)

16-Pin Molded DIP
Order Number LP2953IN, LP2953AIN, LP2953IN-3.3 or LP2953AIN-3.3
NS Package Number N16A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
2900 Semiconductor Drive
P.O. Box 58090
Santa Clara, CA 95052-8090
Tel: (408) 272-9959
TWX: (910) 339-9240

National Semiconductor GmbH
Livy-Gargan-Str. 10
D-82256 Fürstentfeldbruck
Germany
Tel: (81-41) 35-0
Telex: 527849
Fax: (81-41) 35-1

National Semiconductor Japan Ltd.
Sumitomo Chemical Engineering Center
Bldg. 7F
1-7-1, Nakase, Mihamu-Ku
Chiba-City,
Ciba Prefecture 261
Tel: (043) 299-2300
Fax: (043) 299-2500

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960

National Semicondutores Do Brasil Ltda.
Rue Deputado Lacorda Franco
120-3A
Sao Paulo-SP
Brazil 05418-000
Tel: (55-11) 212-5066
Telex: 391-1131931 NSBR BR
Fax: (55-11) 212-1181

National Semiconductor (Australia) Pty. Ltd.
Building 16
Business Park Drive
Monash Business Park
Nottingham, Melbourne
Victoria 3168 Australia
Tel: (3) 558-9999
Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.