## FEATURES

- **Low Supply Current . . . 85 μA Typ**
- **Low Offset Voltage . . . 2 mV Typ**
- **Low Input Bias Current . . . 2 nA Typ**
- **Input Common Mode to GND**
- **Wide Supply Voltage . . . 3 V < V_{CC} < 32 V**
- **Pin Compatible With LM358**

D OR DGK PACKAGE
(TOP VIEW)

```
        ___ ___
1OUT [ 1   U   8 ] V_CC
1IN− [ 2       7 ] 2OUT
1IN+ [ 3       6 ] 2IN−
 GND [ 4       5 ] 2IN+
```

APPLICATIONS

- **LCD Displays**
- **Portable Instrumentation**
- **Sensor/Metering Equipment**
- **Consumer Electronics (MP3 Players, Toys)**
- **Power Supplies**

DESCRIPTION/ORDERING INFORMATION

The LP358 and LP2904 are dual low-power operational amplifiers especially suited for battery-operated applications. Good input specifications and wide supply-voltage range still are achieved, despite the ultra-low supply current. Single-supply operation is achieved with an input common-mode range that includes GND.

The LP358 and LP2904 are ideal in applications where wide supply voltage and low power are more important than speed and bandwidth. These applications include portable instrumentation, LCD displays, consumer electronics (MP3 players, toys, etc.), and power supplies.

ORDERING INFORMATION

T_A	PACKAGE[1]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	SOIC – D	Tube of 75	LP358D	LP358
		Reel of 2500	LP358DR	
	VSSOP – DGK	Tube of 100	LP358DGK	PREVIEW
		Reel of 250	LP358DGKT	
		Reel of 2500	LP358DGKR	
−40°C to 85°C	SOIC – D	Tube of 75	LP2904D	PREVIEW
		Reel of 2500	LP2904DR	
	VSSOP – DGK	Tube of 100	LP2904DGK	PREVIEW
		Reel of 250	LP2904DGKT	
		Reel of 2500	LP2904DGKR	

SYMBOL (EACH AMPLIFIER)

```
IN− ———|−\
        |  \
        |   >——— OUT
        |  /
IN+ ———|+/
```

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

LP358, LP2904
ULTRA-LOW-POWER DUAL OPERATIONAL AMPLIFIERS
SLOS475–AUGUST 2005

TEXAS
INSTRUMENTS
www.ti.com

SCHEMATIC (EACH AMPLIFIER)

Absolute Maximum Ratings[1]

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Supply voltage range[2]		±16 or 32	V
V_{ID}	Differential input voltage[3]		±32	V
V_I	Input voltage (either input)	−0.3	32	V
	Duration of output short circuit (one amplifier) to ground at (or below) T_A = 25°C, V_{CC} ≤ 15 V[4]		Unlimited	
θ_{JA}	Package thermal impedance[5][6] D package		97	°C/W
	DGK package		172	
T_J	Operating virtual junction temperature		150	°C
T_{stg}	Storage temperature range	−65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values (except differential voltages and V_{CC} specified for the measurement of I_{OS}) are with respect to the network GND.
(3) Differential voltages are at IN+, with respect to IN–.
(4) Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.
(5) Maximum power dissipation is a function of T_J(max), θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
(6) The package thermal impedance is calculated in accordance with JESD 51-7.

ESD Protection

TEST CONDITIONS	TYP	UNIT
Human-Body Model	±2	kV

![Texas Instruments logo]
TEXAS INSTRUMENTS
www.ti.com

LP358, LP2904
ULTRA-LOW-POWER DUAL OPERATIONAL AMPLIFIERS
SLOS475−AUGUST 2005

Electrical Characteristics

T_A = 25°C, V_{CC} = 5 V, V_{IC} = V_{CC}/2, R_L = 100 kΩ to GND (unless otherwise noted)

PARAMETER		TEST CONDITIONS[1]	T_A[2]	LP358			LP2904			UNIT
				MIN	TYP[3]	MAX	MIN	TYP[3]	MAX	
V_{IO}	Input offset voltage		25°C		2	4		2	4	mV
			Full range			9			10	
I_{IB}	Input bias current		25°C		2	10		2	20	nA
			Full range			20			40	
I_{IO}	Input offset current		25°C		0.2	2		0.5	4	nA
			Full range			4			8	
A_V	Large-signal voltage gain	R_L = 10 kΩ to GND, V_{CC} = 30 V	25°C	50	100		40	70		V/mV
			Full range	40			30			
CMRR	Common-mode rejection ratio	V_{CC} = 30 V, V_{IC} = 0 V to V_{CC} − 1.5 V	25°C	80	90		80	90		dB
			Full range	75			75			
k_{VSR}	Power-supply rejection ratio	V_{CC} = 5 V to 30 V	25°C	80	90		80	90		V
			Full range	75			75			
I_{CC}	Supply current	R_L = ∞	25°C		85	150		85	150	μA
			Full range			250			275	
V_{OH}	Output voltage swing (high)	I_L = 0.35 mA to GND, V_{IC} = 0 V	25°C	3.4	3.6		3.4	3.6		V
			Full range	V_{CC} − 1.9			V_{CC} − 1.9			
V_{OL}	Output voltage swing (low)	I_L = 0.35 mA from V_{CC}, V_{IC} = 0 V	25°C	0.82	0.7		0.82	0.7		V
			Full range	1			1			
I_O	Output source current	V_O = 3 V, V_{ID} = 1 V	25°C	7	10		7	10		mA
			Full range	4			4			
I_O	Output sink current	V_O = 1.5 V, V_{ID} = −1 V	25°C	4	5		4	5		mA
			Full range	3			3			
		V_O = 1.5 V, V_{ID} = −1 V, V_{IC} = 0 V	25°C	2	4		2	4		
			Full range	1			1			
$I_{OS,GND}$	Output short to GND	V_{ID} = 1 V	25°C		20	35		20	35	mA
			Full range			40			40	
$I_{OS,VCC}$	Output short to V_{CC}	V_{ID} = −1 V	25°C		15	30		15	30	mA
			Full range			45			45	
αV_{IO}	Input offset voltage drift		25°C		10			10		μV/°C
αI_{IO}	Input offset current drift		25°C		10			10		pA/°C

(1) For full-range temperature limits: V_{CC} = 3 V to 32 V, V_{ICR} = 0 V to V_{CC} − 1.5 V (unless otherwise noted)
(2) Full range is 0°C to 70°C for LP358 and −40°C to 85°C for LP2904.
(3) All typical values are at T_A = 25°C.

Operating Conditions

V_{CC} = ±15 V, T_A = 25°C

PARAMETER		TYP	UNIT
GBW	Gain bandwidth product	100	kHz
SR	Slew rate	50	V/ms

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
LP2904D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2904	Samples
LP2904DE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2904	Samples
LP2904DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2904	Samples
LP2904DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2904	Samples
LP2904DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2904	Samples
LP358D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LP358	Samples
LP358DE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LP358	Samples
LP358DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LP358	Samples
LP358DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LP358	Samples
LP358DRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LP358	Samples
LP358DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LP358	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2904DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LP358DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2904DR	SOIC	D	8	2500	340.5	338.1	20.6
LP358DR	SOIC	D	8	2500	340.5	338.1	20.6

D (R−PDSO−G8)   PLASTIC SMALL OUTLINE

0.197 (5,00)
0.189 (4,80)
⚠C

8   5

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80) ⚠D

Pin 1
Index Area

1   4

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)

0°−8°

0.050 (1,27)
0.016 (0,40)

4040047−3/M   06/11

NOTES: A.   All linear dimensions are in inches (millimeters).
         B.   This drawing is subject to change without notice.
      ⚠C   Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
            not exceed 0.006 (0,15) each side.
      ⚠D   Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
         E.   Reference JEDEC MS−012 variation AA.

D (R−PDSO−G8)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

6x1,27

5,40

Stencil Openings
(Note D)

8x0,55

8x1,50   6x1,27

5,40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

1,55

Example
Solder Mask Opening
(See Note E)

0,07

All Around

4211283−2/E 08/12

NOTES: A. All linear dimensions are in millimeters.
          B. This drawing is subject to change without notice.
          C. Publication IPC−7351 is recommended for alternate designs.
          D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
              contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
          E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

IMPORTANT NOTICE

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		