

Dual High-Current Step-Down DC/DC and Dual Linear Regulator with I2C-Compatible Interface

Check for Samples: LP3907

FEATURES

- Compatible with Advanced Applications Processors and FPGAs
- 2 LDOs for Powering Internal Processor Functions and I/Os
- High-Speed Serial Interface for Independent Control of Device Functions and Settings
- Precision Internal Reference
- Thermal Overload Protection
- Current Overload Protection
- 24-Lead 4 x 4 x 0.8mm WQFN or 25-Bump 2.5 x 2.5mm DSBGA Package
- Software Programmable Regulators

- External Power-On-Reset Function for Buck1 and Buck2 (i.e., Power Good with Delay Function)
- Undervoltage Lock Out Detector to Monitor Input Supply Voltage
- LP3907Q is an Automotive Grade Product that is AECQ-100 Grade 1 Qualified

APPLICATIONS

- FPGA, DSP Core Power
- Applications Processors
- Peripheral I/O Power

DESCRIPTION

The LP3907 is a multi-function, programmable Power Management Unit, optimized for low power FPGAs, microprocessors and DSPs. This device integrates two highly efficient 1A/600mA step-down DC/DC converters with dynamic voltage management (DVM), two 300mA linear regulators and a 400kHz I²C compatible interface to allow a host controller access to the internal control registers of the LP3907. The LP3907 additionally features programmable power-on sequencing. Package options include a tiny 4 x 4 x 0.8mm WQFN 24-pin package and an even smaller 2.5 x 2.5mm DSBGA 25-bump package.

Key Specifications


, ,	Value	Unit
Step-Down DC/DC Converter (Buck)	value	Onit
Output current	1/600	A/mA
Programmable V _{OUT} from:		
Buck1: @ 1A	0.8–2.0	V
Buck2: @ 600mA	1.0–3.5	V
Up to 96% efficiency		
PWM switching frequency	2.1	MHz
PWM - PFM automatic mode change under low loads		
Output voltage accuracy	±3	%
Automatic soft start		
Linear Regulators (LDO)		
Programmable V _{OUT} (except "JJ11" and "FX6W" options)	1.0–3.5	v
Output voltage accuracy	±3	%
Output current	300	mA
Dropout	30	mV (typ)

M


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Typical Application Circuit








Application Circuit



Connection Diagrams



24-Lead WQFN Package (top view)

25-Bump Thin DSBGA Package, Large Bump Package Number YZR0025




Figure 1. Top View




Figure 2. Bottom View

Package Type	Default I ² C Address
24-lead WQFN	60
25-bump DSBGA	61

Table 1. Pin Descriptions⁽¹⁾

WQFN Pin No.	DSBGA pin no.	Name	1/0	Туре	Description
1	B4, B5	VINLDO12	1	PWR	Analog Power for Internal Functions (VREF, BIAS, I ² C, Logic)
2	C4	EN_T	I	D	Enable for preset power on sequence. (See POWER UP SEQUENCING USING THE EN_T FUNCTION.)
3	C3	nPOR	0	D	nPOR Power on reset pin for both Buck1 and Buck 2. Open drain logic output 100K pullup resistor. nPOR is pulled to ground when the voltages on these supplies are not good. See nPOR section for more info.
4	C5	GND_SW1	G	G	Buck1 NMOS Power Ground

(1) A: Analog Pin D: Digital Pin G: Ground Pin PWR: Power Pin I: Input Pin I/O: Input/Output Pin O: Output Pin.



Table 1. Pin Descriptions⁽¹⁾ (continued)

WQFN Pin No.	DSBGA pin no.	Name	I/O	Туре	Description	
5	D5	SW1	0	PWR	Buck1 switcher output pin	
6	E5	VIN1	I	PWR	Power in from either DC source or Battery to Buck1	
7	D4	ENSW1	I	D	Enable Pin for Buck1 switcher, a logic HIGH enables Buck1	
8	E4	FB1	I	А	Buck1 input feedback terminal	
9	D3	GND_C	G	G	Non switching core ground pin	
10	E3	AVDD	I	PWR	Analog Power for Buck converters	
11	E2	FB2	I	А	Buck2 input feedback terminal	
12	D2	ENSW2	I	D	Enable Pin for Buck2 switcher, a logic HIGH enables Buck2	
13	E1	VIN2	I	PWR	Power in from either DC source or Battery to Buck2	
14	D1	SW2	0	PWR	Buck2 switcher output pin	
15	C1	GND_SW2	G	G	Buck2 NMOS Power ground	
16	C2	SDA	I/O	D	I ² C Data (bidirectional)	
17	B2	SCL	I	D	I ² C Clock	
18	B1	GND_L	G	G	LDO ground	
19	A1	VINLDO1	I	PWR	Power in from either DC source or battery to input terminal to LDO1	
20	A2	LDO1	0	PWR	LDO1 Output	
21	В3	ENLDO1	I	D	LDO1 enable pin, a logic HIGH enables the LDO1	
22	А3	ENLDO2	I	D	LDO2 enable pin, a logic HIGH enables the LDO2	
23	A4	LDO2	0	PWR	LDO2 Output	
24	A5	VINLDO2	I	PWR	Power in from either DC source or battery to input terminal to LDO2.	
DAP		DAP	GND	GND	Connection isn't necessary for electrical performance, but it is recommended for better thermal dissipation.	

	Power Block Operation		Note
Power Block Input	Enabled	Disabled	
VINLDO12	VIN+ ⁽¹⁾	VIN+	Always Powered
AVDD	VIN+	VIN+	Always Powered
VIN1	VIN+	VIN+ or 0V	
VIN2	VIN+	VIN+ or 0V	
LDO 1	≤ VIN+	≤ VIN+	If Enabled, Min Vin is 1.74V
LDO 2	≤ VIN+	≤ VIN+	If Enabled, Min Vin is 1.74V

(1) VIN+ is the largest potential voltage on the device.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Absolute Maximum Ratings (1)(2)

V _{IN} , SDA, SCL	-0.3V to +6V
GND to GND SLUG	±0.3V
Power Dissipation (P_{D_MAX}) (T_A =85°C, T_{MAX} =125°C,) ⁽³⁾	1.43W
Junction Temperature (T _{J-MAX})	150°C
Storage Temperature Range	-65°C to +150°C
Maximum Lead Temperature (Soldering)	260°C
ESD Ratings Human Body Model	2kV

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature (T_{J-MAX-OP} = 125°C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A-MAX} = T_{J-MAX-OP} (θ_{JA} × P_{D-MAX}). See Application Notes.
- (4) The Human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin. (MILSTD 883 3015.7)

Operating Ratings: Bucks⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

V _{IN}	2.8V to 5.5V
V _{EN}	0 to (V _{IN} + 0.3V)
Junction Temperature (T _J) Range	-40°C to +125°C
Ambient Temperature (T _A) Range ⁽⁵⁾	-40°C to +85°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.
- (4) Buck $V_{IN} \ge V_{OUT} + 1V$.
- (5) Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

Thermal Properties (1)(2)(3)

Junction-to-Ambient Thermal Resistance (θ_{JA}) RTW0024A	28°C/W
Junction-to-Ambient Thermal Resistance (θ _{JA}) YZR0025	51°C/W

- Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T_J = 160°C (typ.) and disengages at T_J = 140°C (typ.)
- (2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature (T_{J-MAX-OP} = 125°C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A-MAX} = T_{J-MAX-OP} (θ_{JA} × P_{D-MAX}). See Application Notes.
- (3) Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.



General Electrical Characteristics (1)(2)(3)(4)(5)

Unless otherwise noted, $V_{IN} = 3.6V$. Typical values and limits appearing in normal type apply for $T_J = 25$ °C. Limits appearing in **boldface type** apply over the entire junction temperature range for operation, -40°C to +125°C.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
IQ	VINLDO12 Shutdown Current	V _{IN} = 3.6V		3		μΑ
V _{POR}	Power-On Reset Threshold	V _{DD} Falling Edge ⁽⁵⁾		1.9		V
T _{SD}	Thermal Shutdown Threshold			160		°C
T _{SDH}	Themal Shutdown Hysteresis			20		°C
UVLO	Under Voltage Lock Out	Rising		2.9		V
		Falling		2.7] V

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.
- (4) This specification is guaranteed by design.
- (5) VPOR is voltage at which the EPROM resets. This is different from the UVLO on VINLDO12, which is the voltage at which the regulators shut off; and is also different from the nPOR function, which signals if the regulators are in a specified range.

I²C Compatible Interface Electrical Specifications (1)

Unless otherwise noted, $V_{IN} = 3.6V$. Typical values and limits appearing in normal type apply for $T_J = 25$ °C. Limits appearing in **boldface type** apply over the entire junction temperature range for operation, -40°C to +125°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
F _{CLK}	Clock Frequency				400	kHz
t _{BF}	Bus-Free Time Between Start and Stop	(1)	1.3			μs
t _{HOLD}	Hold Time Repeated Start Condition	(1)	0.6			μs
t _{CLKLP}	CLK Low Period	(1)	1.3			μs
t _{CLKHP}	CLK High Period	(1)	0.6			μs
t _{SU}	Set Up Time Repeated Start Condition	(1)	0.6			μs
t _{DATAHLD}	Data Hold time	(1)	0			μs
t _{DATASU}	Data Set Up Time	(1)	100			ns
T _{SU}	Set Up Time for Start Condition	(1)	0.6			μs
T _{TRANS}	Maximum Pulse Width of Spikes that Must be Suppressed by the Input Filter of Both DATA & CLK Signals.	(1)		50		ns

⁽¹⁾ This specification is guaranteed by design.

Low Drop Out Regulators, LDO1 and LDO2

Unless otherwise noted, $V_{IN} = 3.6V$, $C_{IN} = 1.0\mu F$, $C_{OUT} = 0.47\mu F$. Typical values and limits appearing in normal type apply for $T_J = 25^{\circ}C$. Limits appearing in **boldface type** apply over the entire junction temperature range for operation, $-40^{\circ}C$ to $+125^{\circ}C$. (1)(2)(3)(4)(5)(6)(7)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IN}	Operational Voltage Range	VINLDO1 and VINLDO2 PMOS pins (8)	1.74		5.5	V

- (1) All voltages are with respect to the potential at the GND pin.
- (2) Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.
- (3) C_{IN}, C_{OUT}: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.
- 4) The device maintains a stable, regulated output voltage without a load.
- (5) Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100mV below its nominal value.
- (6) Quiescent current is defined here as the difference in current between the input voltage source and the load at V_{OUT}.
- (7) V_{IN} minimum for line regulation values is 1.8V.
- (8) Pins 24, 19 can operate from V_{IN} min of 1.74 to a V_{IN} max of 5.5V. This rating is only for the series pass PMOS power FET. It allows the system design to use a lower voltage rating if the input voltage comes from a buck output.



Low Drop Out Regulators, LDO1 and LDO2 (continued)

Unless otherwise noted, V_{IN} = 3.6V, C_{IN} = 1.0 μ F, C_{OUT} = 0.47 μ F. Typical values and limits appearing in normal type apply for T_J = 25°C. Limits appearing in **boldface type** apply over the entire junction temperature range for operation, -40°C to +125°C. $^{(1)(2)(3)(4)(5)(6)(7)}$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage Accuracy (Default V _{OUT})	Load current = 1 mA	-3		3	%
ΔV_{OUT}	Line Regulation	$V_{IN} = (V_{OUT} + 0.3V)$ to 5.0V, ⁽⁷⁾ , Load Current = mA			0.15	%/V
	Load Regulation	V _{IN} = 3.6V, Load Current = 1mA to I _{MAX}			0.011	%/mA
I _{SC}	Short Circuit Current Limit	LDO1-2, V _{OUT} = 0V		500		mA
$V_{\text{IN}} - V_{\text{OUT}}$	Dropout Voltage	Load Current = 50mA		30	200	mV
PSRR	Power Supply Ripple Rejection	F = 10kHz, Load Current = I _{MAX}		45		dB
θn	Supply Output Noise	10Hz < F < 100KHz		80		μVrms
I _Q ^{(6) (9)}	Quiescent Current "On"	I _{OUT} = 0mA		40		μA
	Quiescent Current "On"	$I_{OUT} = I_{MAX}$		60		μA
	Quiescent Current "Off"	EN is de-asserted ⁽¹⁰⁾		0.03		μA
T _{ON}	Turn On Time	Start up from shut-down		300		μs
C _{OUT}	Output Capacitor	Capacitance for stability 0°C ≤ T _J ≤ 125°C	0.33	0.47		μF
		-40°C ≤ T _J ≤ 125°C	0.68	1.0		μF
		ESR	5		500	mΩ

⁽⁹⁾ The I_Q can be defined as the standing current of the LP3907 when the I²C bus is active and all other power blocks have been disabled via the I²C bus, or it can be defined as the I²C bus active, and the other power blocks are active under no load condition. These two values can be used by the system designer when the LP3907 is powered using a battery.

(10) The I_Q exhibits a higher current draw when the EN pin is de-asserted because the I²2 buffer pins draw an additional 2μA.

Buck Converters SW1, SW2

Unless otherwise noted, $V_{IN} = 3.6V$, $C_{IN} = 10\mu F$, $C_{OUT} = 10\mu F$, $L_{OUT} = 2.2\mu H$ ceramic. Typical values and limits appearing in normal type apply for $T_J = 25^{\circ}C$. Limits appearing in **boldface type** apply over the entire junction temperature range for operation, $-40^{\circ}C$ to $+125^{\circ}C$. $^{(1)(2)(3)(4)(5)(6)}$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{FB}	Feedback Voltage		-3		+3	%
V _{OUT}	Line Regulation	2.8< V _{IN} < 5.5 I _O =10mA		0.089		%/V
	Load Regulation	100mA < I _O < I _{MAX}		0.0013		%/mA
Eff	Efficiency	Load Current = 250mA		96		%
I _{SHDN}	Shutdown Supply Current	EN is de-asserted		0.01		μΑ
f _{OSC}	Internal Oscillator Frequency		1.7	2.1		MHz
I _{PEAK}	Buck1 Peak Switching Current Limit			1.5		Α
	Buck2 Peak Switching Current Limit			1.0		
I _Q ⁽⁷⁾	Quiescent Current "On"	No load PFM Mode		33		μΑ
R _{DSON} (P)	Pin-Pin Resistance PFET			200		mΩ
R _{DSON} (N)	Pin-Pin Resistance NFET			180		mΩ

- (1) All voltages are with respect to the potential at the GND pin.
- (2) Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.
- (3) CIN, COUT: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.
- (4) The device maintains a stable, regulated output voltage without a load.
- (5) Quiescent current is defined here as the difference in current between the input voltage source and the load at V_{OUT}.
- (6) Buck V_{IN} ≥ V_{OUT} + 1V.

(7) The I_Q can be defined as the standing current of the LP3907 when the I²C bus is **active** and all other power blocks have been **disabled via the I²C bus**, or it can be defined as the I²C bus **active**, and the other power blocks are **active under no load condition**. These two values can be used by the system designer when the LP3907 is powered using a battery.

Submit Documentation Feedback

Copyright © 2007–2011, Texas Instruments Incorporated



Buck Converters SW1, SW2 (continued)

Unless otherwise noted, $V_{IN}=3.6V$, $C_{IN}=10\mu F$, $C_{OUT}=10\mu F$, $L_{OUT}=2.2\mu H$ ceramic. Typical values and limits appearing in normal type apply for $T_J=25^{\circ}C$. Limits appearing in **boldface type** apply over the entire junction temperature range for operation, $-40^{\circ}C$ to $+125^{\circ}C$. $^{(1)(2)(3)(4)(5)(6)}$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
T _{ON}	Turn On Time	Start up from shut-down		500		μs
C _{IN}	Input Capacitor	Capacitance for stability	10			μF
Co	Output Capacitor	Capacitance for stability	10			μF

I/O Electrical Characteristics

Unless otherwise noted: Typical values and limits appearing in normal type apply for $T_J = 25^{\circ}\text{C}$. Limits appearing in **boldface type** apply over the entire junction temperature range for operation, $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$.

Sumbal	Dovomotor	Conditions	Lim	Limit		
Symbol	Parameter	Conditions	Min	Max	Units	
V _{IL}	Input Low Level			0.4	V	
V _{IH}	Input High Level		1.2		V	

⁽¹⁾ This specification is guaranteed by design.


Power On Reset Threshold/Function (POR)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
nPOR	nPOR = Power on reset forBuck1 and Buck2	Default		50		ms
nPOR	Percentage of Target voltage Buck1 or	V _{BUCK1} AND V _{BUCK2} rising		94		0/
threshold	Buck2	V _{BUCK1} OR V _{BUCK2} falling		85		%
VOL	Output Level Low	Load = IoL = 500mA		0.23	0.5	V




TYPICAL PERFORMANCE CHARACTERISTICS — LDO

 $T_A = 25^{\circ}C$ unless otherwise noted







Ch1 500mV


Ch3 50.0mV∿%


M 100µs A Ch1 J 3.85 V




TYPICAL PERFORMANCE CHARACTERISTICS — LDO (continued)

 $T_A = 25$ °C unless otherwise noted












TYPICAL PERFORMANCE CHARACTERISTICS — BUCKS


 V_{IN} = 2.8V to 5.5V, T_A = 25°C





SUPPLY VOLTAGE (V)










TYPICAL PERFORMANCE CHARACTERISTICS — BUCK1


 V_{IN} = 2.8V to 5.5V, T_A = 25°C, V_{OUT} = 1.2V, 2.0V






Efficiency







OUTPUT CURRENT (mA)






TYPICAL PERFORMANCE CHARACTERISTICS — BUCK2








TYPICAL PERFORMANCE CHARACTERISTICS — BUCK2

 V_{IN} = 4.3V to 5.5V, T_A = 25°C, V_{OUT} = 1.8V, 3.3V




10

OUTPUT CURRENT (mA)

1000

0.1




Efficiency




TYPICAL PERFORMANCE CHARACTERISTICS — BUCKS

 V_{IN} = 3.6V, T_A = 25°C, V_{OUT} = 1.2V unless otherwise noted



M 200µs A Ch1 / 1.48 V





M 200µs A Ch1 5



TYPICAL PERFORMANCE CHARACTERISTICS — BUCKS (continued)

 V_{IN} = 3.6V, T_A = 25°C, V_{OUT} = 1.2V unless otherwise noted







DC/DC CONVERTERS

OVERVIEW


The LP3907 supplies the various power needs of the application by means of two Linear Low Drop Regulators (LDO1 and LDO2) and two Buck converters (SW1 and SW2). The following table lists the output characteristics of the various regulators.

Table 2. Supply Specification

	Load	Output			
Supply		V _{OUT} Range(V)	Resolution (mV)	I _{MAX} Maximum Output Current (mA)	
LDO1	analog	1.0 to 3.5	100	300	
LDO2	analog	1.0 to 3.5	100	300	
SW1	digital	0.8 to 2.0	50	1000	
SW2	digital	1.0 to 3.5	100	600	

LINEAR LOW DROPOUT REGULATORS (LDOS)

LDO1 and LDO2 are identical linear regulators targeting analog loads characterized by low noise requirements. LDO1 and LDO2 are enabled through the ENLDO pin or through the corresponding LDO1 or LDO2 control register. The output voltages of both LDOs are register programmable. The default output voltages are factory programmed during Final Test, which can be tailored to the specific needs of the system designer.



NO-LOAD STABILITY

The LDOs will remain stable and in regulation with no external load. This is an important consideration in some circuits, for example, CMOS RAM keep-alive applications.

LDO1 AND LDO2 CONTROL REGISTERS

LDO1 and LDO2 can be configured by means of the LDO1 and LDO2 control registers. The output voltage is programmable in steps of 100mV from 1.0V to 3.5V by programming bits D4-0 in the LDO Control registers. Both LDO1 and LDO2 are enabled by applying a logic 1 to the ENLDO1 and ENLDO2 pin. Enable/disable control is also provided through enable bit of the LDO1 and LDO2 control registers. The value of the enable LDO bit in the register is logic 1 by default. The output voltage can be altered while the LDO is enabled.

SW1, SW2: Synchronous Step-Down Magnetic DC/DC Converters

FUNCTIONAL DESCRIPTION

The LP3907 incorporates two high-efficiency synchronous switching buck regulators, SW1 and SW2, that deliver a constant voltage from a single Li-lon battery to the portable system processors. Using a voltage mode architecture with synchronous rectification, both bucks have the ability to deliver up to 1000mA and 600mA, respectively, depending on the input voltage and output voltage (voltage head room), and the inductor chosen (maximum current capability).



There are three modes of operation depending on the current required - PWM, PFM, and shutdown. PWM mode handles current loads of approximately 70mA or higher, delivering voltage precision of $\pm 3\%$ with 90% efficiency or better. Lighter output current loads cause the device to automatically switch into PFM for reduced current consumption ($I_Q = 15\mu A$ typ.) and a longer battery life. The Standby operating mode turns off the device, offering the lowest current consumption. PWM or PFM mode is selected automatically or PWM mode can be forced through the setting of the buck control register.

Both SW1 and SW2 can operate up to a 100% duty cycle (PMOS switch always on) for low drop out control of the output voltage. In this way the output voltage will be controlled down to the lowest possible input voltage.

Additional features include soft-start, under-voltage lock-out, current overload protection, and thermal overload protection.

CIRCUIT OPERATION DESCRIPTION

A buck converter contains a control block, a switching PFET connected between input and output, a synchronous rectifying NFET connected between the output and ground (BCKGND pin) and a feedback path. During the first portion of each switching cycle, the control block turns on the internal PFET switch. This allows current to flow from the input through the inductor to the output filter capacitor and load. The inductor limits the current to a ramp with a slope of

$$\frac{V_{\text{IN}} - V_{\text{OUT}}}{L} \tag{1}$$

by storing energy in a magnetic field. During the second portion of each cycle, the control block turns the PFET switch off, blocking current flow from the input, and then turns the NFET synchronous rectifier on. The inductor draws current from ground through the NFET to the output filter capacitor and load, which ramps the inductor current down with a slope of

$$\frac{-V_{\text{OUT}}}{L} \tag{2}$$

The output filter stores charge when the inductor current is high, and releases it when low, smoothing the voltage across the load.

PWM OPERATION

During PWM operation the converter operates as a voltage-mode controller with input voltage feed forward. This allows the converter to achieve excellent load and line regulation. The DC gain of the power stage is proportional to the input voltage. To eliminate this dependence, feed forward voltage inversely proportional to the input voltage is introduced.

INTERNAL SYNCHRONOUS RECTIFICATION

While in PWM mode, the buck uses an internal NFET as a synchronous rectifier to reduce rectifier forward voltage drop and associated power loss. Synchronous rectification provides a significant improvement in efficiency whenever the output voltage is relatively low compared to the voltage drop across an ordinary rectifier diode.

CURRENT LIMITING

A current limit feature allows the converter to protect itself and external components during overload conditions. PWM mode implements current limiting using an internal comparator that trips at 1.5A for Buck1 and at 1.0A for Buck2 (typ). If the output is shorted to ground the device enters a timed current limit mode where the NFET is turned on for a longer duration until the inductor current falls below a low threshold, ensuring inductor current has more time to decay, thereby preventing runaway.

PFM OPERATION

At very light loads, the converter enters PFM mode and operates with reduced switching frequency and supply current to maintain high efficiency.

The part will automatically transition into PFM mode when either of two conditions occurs for a duration of 32 or more clock cycles:

1. The inductor current becomes discontinuous

www.ti.com

or

2. The peak PMOS switch current drops below the I_{MODE} level

(Typically
$$I_{MODE} < 66 \text{ mA} + \frac{V_{IN}}{160\Omega}$$
) (3)

During PFM operation, the converter positions the output voltage slightly higher than the nominal output voltage during PWM operation, allowing additional headroom for voltage drop during a load transient from light to heavy load. The PFM comparators sense the output voltage via the feedback pin and control the switching of the output FETs such that the output voltage ramps between 0.8% and 1.6% (typical) above the nominal PWM output voltage. If the output voltage is below the 'low' PFM comparator threshold, the PMOS power switch is turned on. It remains on until the output voltage exceeds the 'high' PFM threshold or the peak current exceeds the I_{PFM} level set for PFM mode. The typical peak current in PFM mode is:

$$I_{PFM} = 66 \text{ mA} + \frac{V_{IN}}{80\Omega} \tag{4}$$

Once the PMOS power switch is turned off, the NMOS power switch is turned on until the inductor current ramps to zero. When the NMOS zero-current condition is detected, the NMOS power switch is turned off. If the output voltage is below the 'high' PFM comparator threshold (see Figure 3), the PMOS switch is again turned on and the cycle is repeated until the output reaches the desired level. Once the output reaches the 'high' PFM threshold, the NMOS switch is turned on briefly to ramp the inductor current to zero and then both output switches are turned off and the part enters an extremely low power mode. Quiescent supply current during this 'sleep' mode is less than 30µA, which allows the part to achieve high efficiencies under extremely light load conditions. When the output drops below the 'low' PFM threshold, the cycle repeats to restore the output voltage to ~1.6% above the nominal PWM output voltage.

If the load current should increase during PFM mode (see Figure 3) causing the output voltage to fall below the 'low2' PFM threshold, the part will automatically transition into fixed-frequency PWM mode.

SW1, SW2 OPERATION

SW1 and SW2 have selectable output voltages ranging from 0.8V to 3.5V (typ.). Both SW1 and SW2 in the LP3907 are I²C register controlled and are enabled by default through the internal state machine of the LP3907 following a Power-On event that moves the operating mode to the Active state. (See FLEXIBLE POWER SEQUENCING OF MULTIPLE POWER SUPPLIES.) The SW1 and SW2 output voltages revert to default values when the power on sequence has been completed. The default output voltage for each buck converter is factory programmable. (See Application Notes).

SW1, SW2 CONTROL REGISTERS

SW1, SW2 can be enabled/disabled through the corresponding control register.

The Modulation mode PWM/PFM is by default automatic and depends on the load as described above in the functional description. The modulation mode can be overridden by setting I²C bit to a logic 1 in the corresponding buck control register, forcing the buck to operate in PWM mode regardless of the load condition.

Copyright © 2007–2011, Texas Instruments Incorporated






Figure 3.

SHUTDOWN MODE

During shutdown the PFET switch, reference, control and bias circuitry of the converters are turned off. The NFET switch will be on in shutdown to discharge the output. When the converter is enabled, soft start is activated. It is recommended to disable the converter during the system power up and under voltage conditions when the supply is less than 2.8V.

SOFT START

The soft-start feature allows the power converter to gradually reach the initial steady state operating point, thus reducing startup stresses and surges. The two LP3907 buck converters have a soft-start circuit that limits in-rush current during startup. During startup the switch current limit is increased in steps. Soft start is activated only if EN goes from logic low to logic high after V_{IN} reaches 2.8V. Soft start is implemented by increasing switch current limit in steps of 180mA, 300mA, and 720mA for Buck1; 161mA, 300mA and 536mA for Buck2 (typ. Switch current limit). The start-up time thereby depends on the output capacitor and load current demanded at start-up.

LOW DROPOUT OPERATION

The LP3907 can operate at 100% duty cycle (no switching; PMOS switch completely on) for low drop out support of the output voltage. In this way the output voltage will be controlled down to the lowest possible input voltage. When the device operates near 100% duty cycle, output voltage ripple is approximately 25mV. The minimum input voltage needed to support the output voltage is

V_{IN. MIN} = I_{LOAD} * (R_{DSON, PFET} + R_{INDUCTOR}) + V_{OUT}

•	I _{LOAD}	Load current
•	R _{DSON, PFET}	Drain to source resistance of PFET switch in the triode region
•	R _{INDUCTOR}	Inductor resistance

FLEXIBLE POWER SEQUENCING OF MULTIPLE POWER SUPPLIES

The LP3907 provides several options for power on sequencing. The two bucks can be individually controlled with ENSW1 and ENSW2. The two LDOs can also be individually controlled with ENLDO1 and ENLDO2.

If the user desires a set power on sequence, he can program the chip through I²C and raise EN_T from LOW to HIGH to activate the power on sequencing.



POWER UP SEQUENCING USING THE EN T FUNCTION

EN T assertion causes the LP3907 to emerge from Standby mode to Full Operation mode at a preset timing sequence. By default, the enables for the LDOs and Bucks (ENLDO1, ENLDO2, EN_T, ENSW1, ENSW2) are 500K internally pulled down, which causes the part to stay OFF until enabled. If the user wishes to use the preset timing sequence to power on the regulators, transition the EN T pin from Low to High. Otherwise, simply tie the enables of each specific regulator HIGH to turn on automatically.

EN_T is edge triggered with rising edge signaling the chip to power on. The EN_T input is deglitched and the default is set at 1ms. As shown in the next 2 diagrams, a rising EN T edge will start a power-on sequence, while a falling EN_T edge will start a shutdown sequence. If EN_T is high, toggling the external enables of the regulators will have no effect on the chip.

The regulators can also be programmed through I²C to turn on and off. By default, I²C enables for the regulators on ON.

The regulators are on following the pattern below:

Regulators on = $(I^2C \text{ enable})$ AND (External pin enable OR EN T high).

Note: The EN_T power-up sequencing may also be employed immediately after V_{IN} is applied to the device. However, V_{IN} must be stable for approximately 8ms minimum before EN_T be asserted high to ensure internal bias, reference, and the Flexible POR timing are stabilized. This initial EN_T delay is necessary only upon first time device power on for power sequencing function to operate properly.




Figure 4.

LP3907 Default Power-Up Sequence




Table 3. Power-On Timing Specification

Symbol	Description	Min	Тур	Max	Units
t ₁	Programmable Delay from EN_T assertion to V _{CC} _Buck1 On		1.5		ms
t ₂	Programmable Delay from EN_T assertion to V _{CC} _Buck2 On		2		ms
t ₃	Programmable Delay from EN_T assertion to V _{CC} _LDO1 On		3		ms



Table 3. Power-On Timing Specification (continued)

Symbol	Description	Min	Тур	Max	Units
t ₄	Programmable Delay from EN_T assertion to V _{CC} _LDO2 On		6		ms

NOTE

The LP3907 default Power on delays can be reprogrammed at final test or I^2C to 1, 1.5, 2, 3, 6, or 11ms.

LP3907 Default Power-Off Sequence




Figure 6.

Symbol	Description	Min	Тур	Max	Units
t ₁	Programmable Delay from EN_T deassertion to V _{CC} _Buck1 Off		1.5		ms
t ₂	Programmable Delay from EN_T deassertion to V _{CC} _Buck2 Off		2		ms
t ₃	Programmable Delay from EN_T deassertion to V _{CC} _LDO1 Off		3		ms
t ₄	Programmable Delay from EN_T deassertion to V _{CC} _LDO2 Off		6		ms

NOTE

The LP3907 default Power on delays can be reprogrammed at final test to 0, .5, 1, 2, 5, or 10ms. Default setting is the same as the on sequence.

Flexible Power-On Reset (i.e., Power Good with delay)

The LP3907 is equipped with an internal Power-On-Reset ("POR") circuit which monitors the output voltage levels on bucks 1 and 2. The nPOR is an open drain logic output which is logic LOW when either of the buck outputs are below 91% of the rising value , or when one or both outputs fall below 82% of the desired value. The time delay between output voltage level and nPOR is enabled is $(50\mu s, 50ms, 100ms, 200ms)$ 50ms by default. The system designer can choose the external pull-up resistor (i.e. $100k\Omega$) for the nPOR pin.

Product Folder Links: LP3907

22



Figure 7. NPOR With Counter Delay




Figure 8.

The above diagram shows the simplest application of the Power On Reset, where both switcher enables are tied together. In Case 1, EN1 causes nPOR to transition LOW and triggers the nPOR delay counter. If the power supply for Buck2 does not come on within that period, nPOR will stay LOW, indicating a power fail mode. Case 2 indicates the vice versa scenario if Buck1 supply did not come on. In both cases the nPOR remains LOW.

Case 3 shows a typical application of the Power On Reset, where both switcher enables are tied together. Even if RDY1 ramps up slightly faster than RDY2 (or vice versa), then nPOR signal will trigger a programmable delay before going HIGH, as explained below.

Figure 9. Faults Occurring in Counter Delay After Startup




Figure 10.

The above timing diagram details the Power good with delay with respect to the enable signals EN1, and EN2. The RDY1, RDY2 are internal signals derived from the output of two comparators. Each comparator has been trimmed as follows:

Comparator Level	Buck Supply Level	
HIGH	Greater than 94%	
LOW	Less than 85%	

The circuits for EN1 and RDY1 is symmetrical to EN2 and RDY2, so each reference to EN1 and RDY1 will also work for EN2 and RDY2 and vice versa.

If EN1 and RDY1 signals are High at time t1, then the RDY1 signal rising edge triggers the programmable delay counter (50µs, 50ms, 100ms, 200ms). This delay forces nPOR LOW between time interval t1 and t2. nPOR is then pulled high after the programmable delay is completed. Now if EN2 and RDY2 are initiated during this interval the nPOR signal ignores this event.

If either RDY1 or RDY2 were to go LOW at t3 then the programmable delay is triggered again.



Figure 11. NPOR Mask Window




Figure 12.

If the EN1 and RDY1 are initiated in normal operation, then nPOR is asserted and deasserted as explained above.

In Case 1, we see that case where EN2 and RDY2 are initiated after triggered programmable delay. To prevent the nPOR being asserted again, a masked window (5ms) counter delay is triggered off the EN2 rising edge. nPOR is still held HIGH for the duration of the mask, whereupon the nPOR status afterwards will depend on the status of both RDY1 and RDY2 lines.

In Case 2, we see the case where EN2 is initiated after the RDY1 triggered programmable delay, but RDY2 never goes HIGH (Buck2 never turns on). Normal operation operation of nPOR occurs wilth respect to EN1 and RDY1, and the nPOR signal is held HIGH for the duration of the mask window. We see that nPOR goes LOW after the masking window has timed out because it is now dependent on RDY1 and RDY2, where RDY2 is LOW.



Figure 13. Design Implementation of the Flexible Power-On Reset




Figure 14.

An internal Power-on reset of the IC is used with EN1, and EN2 to produce a reset signal (LOW) to the delay timer nPOR. EN1 and RDY1 or EN2 and RDY2 are used to generate the set signal (HIGH) to the delay timer. S=R=1 never occurs. The mask timers are triggered off EN1 and EN2 which are gated with RDY1, and RDY2 to generate outputs to the final AND gate to generate the nPOR.

Under Voltage Lock Out

The LP3907 features an "under voltage lock out circuit". The function of this circuit is to continuously monitor the raw input supply voltage (VINLDO12) and automatically disables the four voltage regulators whenever this supply voltage is less than 2.8VDC.

The circuit incorporates a bandgap based circuit that establishes the reference used to determine the 2.8VDC trip point for a V_{IN} OK – Not OK detector. This V_{IN} OK signal is then used to gate the enable signals to the four regulators of the LP3907. When VINLDO12 is greater than 2.8VDC the four enables control the four regulators, when VINLDO12 is less than 2.8VDC the four regulators are disabled by the V_{IN} detector being in the "Not OK" state. The circuit has built in hysteresis to prevent chattering occurring.

I²C Compatible Serial Interface

I²C SIGNALS

The LP3907 features an I²C compatible serial interface, using two dedicated pins: SCL and SDA for I²C clock and data respectively. Both signals need a pull-up resistor according to the I²C specification. The LP3907 interface is an I²C slave that is clocked by the incoming SCL clock.

Signal timing specifications are according to the I^2C bus specification. The maximum bit rate is 400kbit/s. See I^2C specification from Philips for further details.

I²C DATA VALIDITY

The data on the SDA line must be stable during the HIGH period of the clock signal (SCL), e.g.- the state of the data line can only be changed when CLK is LOW.






Figure 15. I²C Signals: Data Validity

I²C START AND STOP CONDITIONS

START and STOP bits classify the beginning and the end of the I²C session. START condition is defined as the SDA signal transitioning from HIGH to LOW while the SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while the SCL is HIGH. The ²C master always generates START and STOP bits. The I2C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I²C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.




Figure 16. START and STOP Conditions

TRANSFERRING DATA

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledged related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9th clock pulse, signifying acknowledgment. A receiver which has been addressed must generate an acknowledgment ("ACK") after each byte has been received.

After the START condition, the I^2C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W).

NOTE

Please note that according to industry I²C standards for 7-bit addresses, the MSB of an 8-bit address is removed, and communication actually starts with the 7th most significant bit. For the eighth bit (LSB), a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.

The LP3907 has factory-programmed I²C addresses. The WQFN chip has a chip address of 60'h, while the DSBGA chip has a chip address of 61'h.





Figure 17. I²C Chip Address (see note above)





w = write (SDA = "0")

r = read (SDA = "1")

ack = acknowledge (SDA pulled down by either master or slave)

rs = repeated start

id = LP3907 WQFN chip address: 0x60; DSBGA chip address: 0x61

Figure 18. I²C Write Cycle

When a READ function is to be accomplished, a WRITE function must precede the READ function, as shown in the Read Cycle waveform.




Figure 19. I²C Read Cycle

LP3907 Control Registers

Register Address	Register Name	Read/Write	Register Description
0x02	ICRA	R	Interrupt Status Register A
0x07	SCR1	R/W	System Control 1 Register
0x10	BKLDOEN	R/W	Buck and LDO Output Voltage Enable Register
0x11	BKLDOSR	R	Buck and LDO Output Voltage Status Register
0x20	VCCR	R/W	Voltage Change Control Register 1
0x23	B1TV1	R/W	Buck1 Target Voltage 1 Register
0x24	B1TV2	R/W	Buck1 Target Voltage 2 Register
0x25	B1RC	R/W	Buck1 Ramp Control
0x29	B2TV1	R/W	Buck2 Target Voltage 1 Register
0x2A	B2TV2	R/W	Buck2 Target Voltage 2 Register
0x2B	B2RC	R/W	Buck2 Ramp Control
0x38	BFCR	R/W	Buck Function Register
0x39	LDO1VCR	R/W	LDO1 Voltage control Registers
0x3A	LDO2VCR	R/W	LDO2 Voltage control Registers



INTERRUPT STATUS REGISTER (ISRA) 0X02

This register informs the System Engineer of the temperature status of the chip.

	D7-2	D1	D0
Name	_	Temp 125°C	_
Access	_	R	_
Data	Reserved	Status bit for thermal warning PMIC T>125°C 0 - PMIC Temp. < 125°C 1 - PMIC Temp. > 125°C	Reserved
Reset	0	0	0

CONTROL 1 REGISTER (SCR1) 0X07

This register allows the user to select the preset delay sequence for power-on timing, to switch between PFM and PWM mode for the bucks, and also to select between an internal and external clock for the bucks.

	D7	D6-4	D3	D2	D1	D0
Name	_	EN_DLY	_	FPWM2	FPWM1	ECEN
Access	_	R/W	_	R/W	R/W	R/W
Data	Reserved	Selects the preset delay sequence from EN_T assertion (shown below)	Reserved	Buck2 PWM /PFM Mode select 0 – Auto Switch PFM - PWM operation 1 – PWM Mode Only	Buck 1 PWM /PFM Mode select 0 – Auto Switch PFM - PWM operation 1 – PWM Mode Only	Reserved
Reset	0	Factory-Programmed Default	1	Factory-Programmed Default	Factory-Programmed Default	0

EN_DLY PRESET DELAY SEQUENCE AFTER EN_T ASSERTION

EN DLV 0.0	Delay (ms)						
EN_DLY<2:0>	Buck1	Buck2	LDO1	LDO2			
000	1	1	1	1			
001	1	1.5	2	2			
010	1.5	2	3	6			
011	1.5	2	1	1			
100	1.5	2	3	6			
101	1.5	1.5	2	2			
110	3	2	1	1.5			
111	2	3	6	11			

BUCK AND LDO OUTPUT VOLTAGE ENABLE REGISTER (BKLDOEN) - 0X10

This register controls the enables for the Bucks and LDOs.

	D7	D6	D5	D4	D3	D2	D1	D0
Name	_	LDO2EN	_	LDO1EN	_	BK2EN	_	BK1EN
Access	_	R/W	_	R/W	_	R/W	_	R/W
Data	Reserved	0 – Disable 1 – Enable						
Reset	0	1	1	1	0	1	0	1



BUCK AND LDO STATUS REGISTER (BKLDOSR) - 0X11

This register monitors whether the Bucks and LDOs meet the voltage output specifications.

	D7	D6	D5	D4	D3	D2	D1	D0
Name	BKS_OK	LDOS_OK	LDO2_OK	LDO1_OK	_	BK2_OK	_	BK1_OK
Access	R	R	R	R	_	R	_	R
Data	0 – Buck 1-2 Not Valid 1 – Bucks Valid	0 – LDO 1-2 Not Valid 1 – LDOs Valid	0 – LDO2 Not Valid 1 – LDO2 Valid	0 – LDO1 Not Valid 1 – LDO1 Valid	Reserve d	0 – Buck2 Not Valid 1 – Buck2 Valid	Reserve d	0 – Buck1 Not Valid 1 – Buck1 Valid
Reset	0	0	0	0	0	0	0	0

BUCK VOLTAGE CHANGE CONTROL REGISTER 1 (VCCR) - 0X20

This register selects and controls the output target voltages for the buck regulators.

	D7-6	D5	D4	D3-2	D1	D0
Name	_	B2VS	B2GO	_	B1VS	B1GO
Access	_	R/W	R/W	_	R/W	R/W
Data	Reserved	Buck2 Target Voltage Select 0 – B2VT1 1 – B2VT2	Buck2 Voltage Ramp CTRL 0 – Hold 1 – Ramp to B2VS selection	Reserved	Buck1 Target Voltage Select 0 – B1VT1 1 – B1VT2	Buck1 Voltage Ramp CTRL 0 – Hold 1 – Ramp to B1VS selection
Reset	00	0	0	00	0	0

BUCK1 TARGET VOLTAGE 1 REGISTER (B1TV1) - 0X23

This register allows the user to program the output target voltage of Buck1.

	D7-5	D4-0
Name	_	BK1_VOUT1
Access	_	R/W



www.ti.com

	D7-5	D4-0		
Data	Reserved	Buck1 Output	Voltage (V)	
		5'h00	Ext Ctrl	
		5'h01	0.80	
		5'h02	0.85	
		5'h03	0.90	
		5'h04	0.95	
		5'h05	1.00	
		5'h06	1.05	
		5'h07	1.10	
		5'h08	1.15	
		5'h09	1.20	
		5'h0A	1.25	
		5'h0B	1.30	
		5'h0C	1.35	
		5'h0D	1.40	
		5'h0E	1.45	
		5'h0F	1.50	
		5'h10	1.55	
		5'h11	1.60	
		5'h12	1.65	
		5'h13	1.70	
		5'h14	1.75	
		5'h15	1.80	
		5'h16	1.85	
		5'h17	1.90	
		5'h18	1.95	
		5'h19	2.00	
		5'h1A-5'h1F	2.00	
Reset	000	Factory-Program	nmed Default	

BUCK1 TARGET VOLTAGE 2 REGISTER (B1TV2) - 0X24

This register allows the user to program the output target voltage of Buck1.

	D7-5	D4-0		
Name	_	BK1_VOUT2		
Access	_	R/W		

SNVS511N – JUNE 2007 – REVISED AUGUST 2011



	D7-5	D4-	0
Data	Reserved	Buck1 Output	Voltage (V)
		5'h00	Ext Ctrl
		5'h01	0.80
		5'h02	0.85
		5'h03	0.90
		5'h04	0.95
		5'h05	1.00
		5'h06	1.05
		5'h07	1.10
		5'h08	1.15
		5'h09	1.20
		5'h0A	1.25
		5'h0B	1.30
		5'h0C	1.35
		5'h0D	1.40
		5'h0E	1.45
		5'h0F	1.50
		5'h10	1.55
		5'h11	1.60
		5'h12	1.65
		5'h13	1.70
		5'h14	1.75
		5'h15	1.80
		5'h16	1.85
		5'h17	1.90
		5'h18	1.95
		5'h19	2.00
		5'h1A-5'h1F	2.00
Reset	000	Factory-Program	nmed Default

^{*} If using Ext Ctrl, contact National Sales for support.

BUCK1 RAMP CONTROL REGISTER (B1RC) - 0x25

This register allows the user to program the rate of change between the target voltages of Buck1.

	D7	D6-4	D3-0
Name			B1RS
Access			R/W



www.ti.com

Data	Reserved	Reserved	Data Code	Ramp Rate mV/us
			4h'0	Instant
			4h'1	1
			4h'2	2
			4h'3	3
			4h'4	4
			4h'5	5
			4h'6	6
			4h'7	7
			4h'8	8
			4h'9	9
			4h'A	10
			4h'B - 4h'F	10
Reset	0	010	10	000

BUCK2 TARGET VOLTAGE 1 REGISTER (B2TV1) - 0X29

This register allows the user to program the output target voltage of Buck2.

	D7-5	D4-	0	
Name	_	BK2_VC	DUT1	
Access	_	R/W		
Data	Reserved	Buck2 Output Voltage (V)		
		5'h00	Ext Ctrl	
		5'h01	1.0	
		5'h02	1.1	
		5'h03	1.2	
		5'h04	1.3	
		5'h05	1.4	
		5'h06	1.5	
		5'h07	1.6	
		5'h08	1.7	
		5'h09	1.8	
		5'h0A	1.9	
		5'h0B	2.0	
		5'h0C	2.1	
		5'h0D	2.2	
		5'h0E	2.4	
		5'h0F	2.5	
		5'h10	2.6	
		5'h11	2.7	
		5'h12	2.8	
		5'h13	2.9	
		5'h14	3.0	
		5'h15	3.1	
		5'h16	3.2	
		5'h17	3.3	
		5'h18	3.4	
		5'h19	3.5	
		5'h1A-5'h1F	3.5	
Reset	000	Factory-Program	nmed Default	

Copyright © 2007–2011, Texas Instruments Incorporated



BUCK2 TARGET VOLTAGE 2 REGISTER (B2TV2) - 0X2A

This register allows the user to program the output target voltage of Buck2.

	D7-5	D4-	0
Name	_	BK2_VOUT2	
Access	_	R/V	V
Data	Reserved	Buck2 Output	Voltage (V)
		5'h00	Ext Ctrl
		5'h01	1.0
		5'h02	1.1
		5'h03	1.2
		5'h04	1.3
		5'h05	1.4
		5'h06	1.5
		5'h07	1.6
		5'h08	1.7
		5'h09	1.8
		5'h0A	1.9
		5'h0B	2.0
		5'h0C	2.1
		5'h0D	2.2
		5'h0E	2.4
		5'h0F	2.5
		5'h10	2.6
		5'h11	2.7
		5'h12	2.8
		5'h13	2.9
		5'h14	3.0
		5'h15	3.1
		5'h16	3.2
		5'h17	3.3
		5'h18	3.4
		5'h19	3.5
		5'h1A-5'h1F	3.5
Reset	000	Factory-Program	nmed Default

^{*}If using Ext Ctrl, contact National Sales for support.

BUCK2 RAMP CONTROL REGISTER (B2RC) - 0x2B

This register allows the user to program the rate of change between the target voltages of Buck2.


	D7	D6-4	D3-0
Name			B2RS
Access			R/W

www.ti.com

Data Reserved	Reserved	Data Code	Ramp Rate mV/us	
			4h'0	Instant
			4h'1	1
			4h'2	2
			4h'3	3
			4h'4	4
			4h'5	5
			4h'6	6
			4h'7	7
			4h'8	8
			4h'9	9
			4h'A	10
			4h'B - 4h'F	10
Reset	0	010	,	1000

BUCK FUNCTION REGISTER (BFCR) - 0x38

This register allows the Buck switcher clock frequency to be spread across a wider range, allowing for less Electro-magnetic Interference (EMI). The spread spectrum modulation frequency refers to the rate at which the frequency ramps up and down, centered at 2MHz.



This register also allows dynamic scaling of the nPOR Delay Timing. The LP3907 is equipped with an internal Power-On-Reset ("POR") circuit which monitors the output voltage levels on the buck regulators, allowing the user to more actively monitor the power status of the chip.

The Under Voltage Lock-Out feature continuously monitor the raw input supply voltage (VINLDO12) and automatically disables the four voltage regulators whenever this supply voltage is less than 2.8VDC. This prevents the user from damaging the power source (i.e. battery), but can be disabled if the user wishes.

Note that if the supply to VDD_M is close to 2.8V with a heavy load current on the regulators, the chip is in danger of powering down due to UVLO. If the user wishes to keep the chip active under those conditions, enable the "Bypass UVLO" feature.

	D7-2	D4	D3	D1	D0
Name	_	BP_UVLO	TPOR	BK_SLOMOD	BK_SSEN
Access	_	R/W	R/w	R/W	R/W
Data	Reserved	Bypass UVLO monitoring 0 - Allow UVLO 1 - Disable UVLO	nPOR Delay Timing 00 - 50µs 01 - 50ms 10 - 100ms 11 - 200ms	Buck Spread Spectrum Modulation 0 – 10 kHz triangular wave 1 – 2 kHz triangular wave	Spread Spectrum Function Output 0 – Disabled 1 – Enabled
Reset	000	Factory-Programmed Default	01	1	0



LDO1 CONTROL REGISTER (LDO1VCR) - 0X39

This register allows the user to program the output target voltage of LDO 1.

For "JJ11" voltage options LDO1 has a fixed output voltage of 2.85V.

	D7-5	D ₄	1-0	
Name	_	LDO1	_OUT	
Access	_	R	/W	
Data	Reserved	LDO1 Output voltage (V)		
		5'h00	1.0	
		5'h01	1.1	
		5'h02	1.2	
		5'h03	1.3	
		5'h04	1.4	
		5'h05	1.5	
		5'h06	1.6	
		5'h07	1.7	
		5'h08	1.8	
		5'h09	1.9	
		5'h0A	2.0	
		5'h0B	2.1	
		5'h0C	2.2	
		5'h0D	2.3	
		5'h0E	2.4	
		5'h0F	2.5	
		5'h10	2.6	
		5'h11	2.7	
		5'h12	2.8	
		5'h13	2.9	
		5'h14	3.0	
		5'h15	3.1	
		5'h16	3.2	
		5'h17	3.3	
		5'h18	3.4	
		5'h19	3.5	
		5'h1A-5'h1F	3.5	
Reset	000	Factory-Progra	ammed Default	

LDO2 CONTROL REGISTER (LDO2VCR) - 0X3A

This register allows the user to program the output target voltage of LDO 2.

For "JJ11" voltage options LDO2 has a fixed output voltage of 2.85V.

	D7-5	D4-0
Name	_	LDO2_OUT
Access	_	R/W

Product Folder Links: *LP3907*

Copyright © 2007–2011, Texas Instruments Incorporated



	D7-5		D4-0
Data	Reserved	LDO2 O	Output voltage (V)
		5'h00	1.0
		5'h01	1.1
		5'h02	1.2
		5'h03	1.3
		5'h04	1.4
		5'h05	1.5
		5'h06	1.6
		5'h07	1.7
		5'h08	1.8
		5'h09	1.9
		5'h0A	2.0
		5'h0B	2.1
		5'h0C	2.2
		5'h0D	2.3
		5'h0E	2.4
		5'h0F	2.5
		5'h10	2.6
		5'h11	2.7
		5'h12	2.8
		5'h13	2.9
		5'h14	3.0
		5'h15	3.1
		5'h16	3.2
		5'h17	3.3
		5'h18	3.4
		5'h19	3.5
		5'h1A-5'h1F	3.5
Reset	000	Factory-Pr	rogrammed Default



APPLICATION NOTES

ANALOG POWER SIGNAL ROUTING

All power inputs should be tied to the main VDD source (i.e. battery), unless the user wishes to power it from another source. (i.e. external LDO output).

The analog VDD inputs power the internal bias and error amplifiers, so they should be tied to the main VDD. The analog VDD inputs must have an input voltage between 2.8 and 5.5V, as specified in the Electrical Characteristics Section in the front of the datasheet.

The other V_{IN}S (V_{IN}LDO1, V_{IN}LDO2, V_{IN}1, V_{IN}2) can actually have inputs lower than 2.8V, as long as it's higher than the programmed output (+0.3V, to be safe).

The analog and digital grounds should be tied together outside of the chip to reduce noise coupling.

COMPONENT SELECTION

Inductors for SW1 and SW2

There are two main considerations when choosing an inductor; the inductor should not saturate and the inductor current ripple is small enough to achieve the desired output voltage ripple. Care should be taken when reviewing the different saturation current ratings that are specified by different manufacturers. Saturation current ratings are typically specified at 25°C, so ratings at maximum ambient temperature of the application should be requested from the manufacturer.

There are two methods to choose the inductor saturation current rating:

Method 1:

The saturation current is greater than the sum of the maximum load current and the worst case average to peak inductor current. This can be written as follows:

$$I_{sat} > I_{outmax} + I_{ripple}$$

$$\label{eq:hipple} \text{where} \qquad I_{\text{ripple}} = \left(\frac{1}{f}\right) x \left(\frac{V_{\text{IN}} - V_{\text{OUT}}}{2L}\right) x \left(\frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

(5)

IRIPPLE: Average to peak inductor current

IOUTMAX: Maximum load current

Maximum input voltage to the buck V_{IN} :

Min inductor value including worse case tolerances (30% drop can be considered for method 1)

Minimum switching frequency (1.6 MHz)

V_{OUT}: Buck Output voltage

Method 2:

A more conservative and recommended approach is to choose an inductor that has saturation current rating greater than the maximum current limit of 1250mA for Buck1 and 1750mA for Buck2.

Given a peak-to-peak current ripple (IPP) the inductor needs to be at least

$$L \geq \left(\frac{V_{IN} - V_{OUT}}{I_{PP}}\right) x \left(\frac{V_{OUT}}{V_{IN}}\right) x \left(\frac{1}{f}\right)$$

(6)

Inductor	Value	Unit	Description	Notes
L _{SW} 1,2	2.2	μH	SW1,2 inductor	D.C.R. 70mΩ

Submit Documentation Feedback

Copyright © 2007-2011, Texas Instruments Incorporated

External Capacitors

The regulators on the LP3907 require external capacitors for regulator stability. These are specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

LDO CAPACITOR SELECTION

Input Capacitor

An input capacitor is required for stability. It is recommended that a 1.0µF capacitor be connected between the LDO input pin and ground (this capacitance value may be increased without limit).

This capacitor must be located a distance of not more than 1cm from the input pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

Important: Tantalum capacitors can suffer catastrophic failures due to surge currents when connected to a low impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be guaranteed by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the ESR (Equivalent Series Resistance) on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will remain approximately 1.0µF over the entire operating temperature range.

Output Capacitor

The LDOs on the LP3907 are designed specifically to work with very small ceramic output capacitors. A $0.47\mu F$ ceramic capacitor (temperature types Z5U, Y5V or X7R) with ESR between 5 m Ω to $500m\Omega$, is suitable in the application circuit.

It is also possible to use tantalum or film capacitors at the device output, C_{OUT} (or V_{OUT}), but these are not as attractive for reasons of size and cost.

The output capacitor must meet the requirement for the minimum value of capacitance and also have an ESR value that is within the range 5 m Ω to 500 m Ω for stability.

Capacitor Characteristics

The LDOs are designed to work with ceramic capacitors on the output to take advantage of the benefits they offer. For capacitance values in the range of $0.47\mu F$ to $4.7\mu F$, ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical $1.0\mu F$ ceramic capacitor is in the range of $20m\Omega$ to $40m\Omega$, which easily meets the ESR requirement for stability for the LDOs.

For both input and output capacitors, careful interpretation of the capacitor specification is required to ensure correct device operation. The capacitor value can change greatly, depending on the operating conditions and capacitor type.

In particular, the output capacitor selection should take account of all the capacitor parameters, to ensure that the specification is met within the application. The capacitance can vary with DC bias conditions as well as temperature and frequency of operation. Capacitor values will also show some decrease over time due to aging. The capacitor parameters are also dependent on the particular case size, with smaller sizes giving poorer performance figures in general. As an example, below is typical graph comparing different capacitor case sizes in a Capacitance vs. DC Bias plot.

Product Folder Links: LP3907






Figure 20. Graph Showing a Typical Variation in Capacitance vs. DC Bias

As shown in the graph, increasing the DC Bias condition can result in the capacitance value that falls below the minimum value given in the recommended capacitor specifications table. Note that the graph shows the capacitance out of spec for the 0402 case size capacitor at higher bias voltages. It is therefore recommended that the capacitor manufacturers' specifications for the nominal value capacitor are consulted for all conditions, as some capacitor sizes (e.g. 0402) may not be suitable in the actual application.

The ceramic capacitor's capacitance can vary with temperature. The capacitor type X7R, which operates over a temperature range of -55° C to $+125^{\circ}$ C, will only vary the capacitance to within $\pm 15^{\circ}$ M. The capacitor type X5R has a similar tolerance over a reduced temperature range of -55° C to $+85^{\circ}$ C. Many large value ceramic capacitors, larger than 1μ F are manufactured with Z5U or Y5V temperature characteristics. Their capacitance can drop by more than 50% as the temperature varies from 25°C to 85°C. Therefore X7R is recommended over Z5U and Y5V in applications where the ambient temperature will change significantly above or below 25°C.

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 0.47µF to 4.7µF range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

Input Capacitor Selection for SW1 and SW2

A ceramic input capacitor of $10\mu F$, 6.3V is sufficient for the magnetic dc/dc converters. Place the input capacitor as close as possible to the input of the device. A large value may be used for improved input voltage filtering. The recommended capacitor types are X7R or X5R. Y5V type capacitors should not be used. DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0805 and 0603. The input filter capacitor supplies current to the PFET switch of the dc/dc converter in the first half of each cycle and reduces voltage ripple imposed on the input power source. A ceramic capacitor's low ESR (Equivalent Series Resistance) provides the best noise filtering of the input voltage spikes due to fast current transients. A capacitor with sufficient ripple current rating should be selected. The Input current ripple can be calculated as:

$$I_{rms} = I_{outmax} \sqrt{\frac{V_{OUT}}{V_{IN}} \left(1 + \frac{r^2}{12}\right)} \text{where} \qquad r = \frac{(V_{in} - V_{out}) \times V_{out}}{L \times f \times I_{outmax} \times V_{in}}$$
(7)

The worse case is when $V_{IN} = 2V_{OUT}$.

Submit Documentation Feedback



Output Capacitor Selection for SW1, SW2

A $10\mu F$, 6.3V ceramic capacitor should be used on the output of the sw1 and sw2 magnetic dc/dc converters. The output capacitor needs to be mounted as close as possible to the output of the device. A large value may be used for improved input voltage filtering. The recommended capacitor types are X7R or X5R. Y5V type capacitors should not be used. DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0805 and 0603. DC bias characteristics vary from manufacturer to manufacturer and DC bias curves should be requested from them and analyzed as part of the capacitor selection process.

The output filter capacitor of the magnetic dc/dc converter smooths out current flow from the inductor to the load, helps maintain a steady output voltage during transient load changes and reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low ESD to perform these functions.

The output voltage ripple is caused by the charging and discharging of the output capacitor and also due to its ESR and can be calculated as follows:

$$V_{pp-c} = \frac{I_{ripple}}{4 \times f \times C}$$
 (8)

Voltage peak-to-peak ripple due to ESR can be expressed as follows:

$$V_{PP-ESR} = 2 \times I_{RIPPLE} \times R_{ESR}$$
 (9)

Because the V_{PP-C} and V_{PP-ESR} are out of phase, the rms value can be used to get an approximate value of the peak-to-peak ripple:

$$V_{pp-rms} = \sqrt{V_{pp-c}^2 + V_{pp-esr}^2}$$
 (10)

Note that the output voltage ripple is dependent on the inductor current ripple and the equivalent series resistance of the output capacitor (R_{ESR}). The R_{ESR} is frequency dependent as well as temperature dependent. The R_{ESR} should be calculated with the applicable switching frequency and ambient temperature.

Capacitor	Min Value	Unit	Description	Recommended Type
C _{LDO1}	0.47	μF	LDO1 output capacitor	Ceramic, 6.3V, X5R
C _{LDO2}	0.47	μF	LDO2 output capacitor	Ceramic, 6.3V, X5R
C _{SW1}	10.0	μF	SW1 output capacitor	Ceramic, 6.3V, X5R
C _{SW2}	10.0	μF	SW2 output capacitor	Ceramic, 6.3V, X5R

I²C Pullup Resistor

Both SDA and SCL terminals need to have pullup resistors connected to VINLDO12 or to the power supply of the I^2C master. The values of the pull-up resistors (typ. ~1.8k Ω) are determined by the capacitance of the bus. Too large of a resistor combined with a given bus capacitance will result in a rise time that would violate the max. rise time specification. A too small resistor will result in a contention with the pull-down transistor on either slave(s) or master.

Operation without I²C Interface

Operation of the LP3907 without the I²C interface is possible if the system can operate with default values for the LDO and Buck regulators. (Read below: Factory programmable options). The I²C-less system must rely on the correct default output values of the LDO and Buck converters.

Factory Programmable Options

The following options are EPROM programmed during final test of the LP3907. The system designer that needs specific options is advised to contact the local National Semiconductor sales office.

Factory programmable options	Current value
Enable delay for power on	code 010 (see CONTROL 1 REGISTER (SCR1) 0X07)
SW1 ramp speed	8 mV/µs
SW2 ramp speed	8 mV/µs

Product Folder Links: LP3907



The I²C Chip ID address is offered as a metal mask option. The current address for the WQFN chip equals **0x60**, while the address for the DSBGA chip is **0x61**.

HIGH VIN HIGH-LOAD OPERATION

Additional information is provided when the IC is operated at extremes of VIN and regulator loads. These are described in terms of the Junction temperature and, Buck output ripple management.

JUNCTION TEMPERATURE

The maximum junction temperature T_{J-MAX-OP} of 125°C of the IC package.

The following equations demonstrate junction temperature determination, ambient temperature T_{A-MAX} and Total chip power must be controlled to keep T_J below this maximum:

$$\textbf{T}^{\text{J-MAX-OP}} = \textbf{T}_{\text{A-MAX}} + (\theta_{\text{JA}}) \; [^{\circ}\text{C/ Watt}] \; ^{*} \; (\textbf{P}_{\text{D-MAX}}) \; [\text{Watts}]$$

Total IC power dissipation P_{D-MAX} is the sum of the individual power dissipation of the four regulators plus a minor amount for chip overhead. Chip overhead is Bias, TSD & LDO analog.

$$P^{D-MAX} = P_{LDO1} + P_{LD02} + P_{BUCK1} + P_{BUCK2} + (0.0001A * V_{IN})$$
 [Watts].

Power dissipation of LDO1

$$P_{LDO1} = (V_{INLDO1} - V_{OUTLDO1}) * Iout_{LDO1} [V*A]$$

Power dissipation of LDO2

$$P_{LDO2} = (V_{INLDO2} - Vout_{LDO2}) * Iout_{LDO2} [V*A]$$

Power dissipation of Buck1

$$P_{Buck1} = P_{IN} - P_{OUT} =$$

$$Vout_{Buck1}^* Iout_{Buck1}^* (1 - \eta_1) / \eta_1 [V*A]$$

 η_1 = efficiency of buck 1

Power dissipation of Buck2

$$P_{Buck2} = P_{IN} - P_{OUT} =$$

$$Vout_{Buck2} * Iout_{Buck2} * (1 - \eta_2) / \eta_2 [V*A]$$

 η_2 = efficiency of Buck2

Where n is the efficiency for the specific condition taken from efficiency graphs.

Thermal Performance of the WQFN Package

The LP3907 is a monolithic device with integrated power FETs. For that reason, it is important to pay special attention to the thermal impedance of the WQFN package and to the PCB layout rules in order to maximize power dissipation of the WQFN package.

The WQFN package is designed for enhanced thermal performance and features an exposed die attach pad at the bottom center of the package that creates a direct path to the PCB for maximum power dissipation. Compared to the traditional leaded packages where the die attach pad is embedded inside the molding compound, the WQFN reduces one layer in the thermal path.

The thermal advantage of the WQFN package is fully realized only when the exposed die attach pad is soldered down to a thermal land on the PCB board with thermal vias planted underneath the thermal land. Based on thermal analysis of the WQFN package, the junction-to-ambient thermal resistance (θJA) can be improved by a factor of two when the die attach pad of the WQFN package is soldered directly onto the PCB with thermal land and thermal vias, as opposed to an alternative with no direct soldering to a thermal land. Typical pitch and outer diameter for thermal vias are 1.27mm and 0.33mm respectively. Typical copper via barrel plating is 1oz, although thicker copper may be used to further improve thermal performance. The LP3907 die attach pad is connected to the substrate of the IC and therefore, the thermal land and vias on the PCB board need to be connected to ground (GND pin).

Submit Documentation Feedback

For more information on board layout techniques, refer to Application Note AN-1187 "Leadless Lead frame Package (LLP)" on http://www.national.com This application note also discusses package handling, solder stencil and the assembly process.





24-Jan-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
LP3907QSQ-JJXP/NOPB	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	07QJJXP	Samples
LP3907QSQ-JXI7/NOPB	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	07QJXI7	Samples
LP3907QSQ-JXIP/NOPB	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	07QJXIP	Samples
LP3907QSQX-JJXP/NOPB	ACTIVE	WQFN	RTW	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	07QJJXP	Samples
LP3907QSQX-JXI7/NOPB	ACTIVE	WQFN	RTW	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	07QJXI7	Samples
LP3907QSQX-JXIP/NOPB	ACTIVE	WQFN	RTW	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	07QJXIP	Samples
LP3907QTL-VXSS/NOPB	ACTIVE	DSBGA	YZR	25	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	V025	Samples
LP3907QTLX-VXSS/NOPB	ACTIVE	DSBGA	YZR	25	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	V025	Samples
LP3907SQ-BFX6W/NOPB	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		7BFX6W	Samples
LP3907SQ-BJX6X/NOPB	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		07BJX6X	Samples
LP3907SQ-BJXIX/NOPB	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		07BJXIX	Samples
LP3907SQ-BJXQX/NOPB	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		07BJXQX	Samples
LP3907SQ-BJYQX/NOPB	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		07BJYQX	Samples
LP3907SQ-JXQX/NOPB	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	07-JXQX	Samples
LP3907SQ-PFX6W/NOPB	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		7PFX6W	Samples
LP3907SQ-PJXIX/NOPB	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		07PJXIX	Samples
LP3907SQ-PXPP/NOPB	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	07-PXPP	Samples





24-Jan-2013

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	•	Op Temp (°C)	-	Samples
LP3907SQ-VRZX/NOPB	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	(3) Level-1-260C-UNLIM		07-VRZX	Samples
LP3907SQX-BFX6W/NOPB	ACTIVE	WQFN	RTW	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		7BFX6W	Samples
LP3907SQX-BJX6X/NOPB	ACTIVE	WQFN	RTW	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		07BJX6X	Samples
LP3907SQX-BJXIX/NOPB	ACTIVE	WQFN	RTW	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		07BJXIX	Samples
LP3907SQX-BJXQX/NOPB	ACTIVE	WQFN	RTW	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		07BJXQX	Samples
LP3907SQX-BJYQX/NOPB	ACTIVE	WQFN	RTW	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		07BJYQX	Samples
LP3907SQX-JXQX/NOPB	ACTIVE	WQFN	RTW	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		07-JXQX	Samples
LP3907SQX-PFX6W/NOPB	ACTIVE	WQFN	RTW	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		7PFX6W	Samples
LP3907SQX-PJXIX/NOPB	ACTIVE	WQFN	RTW	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		07PJXIX	Samples
LP3907SQX-PXPP/NOPB	ACTIVE	WQFN	RTW	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		07-PXPP	Samples
LP3907SQX-VRZX/NOPB	ACTIVE	WQFN	RTW	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		07-VRZX	Samples
LP3907TL-JJ11/NOPB	ACTIVE	DSBGA	YZR	25	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		V013	Samples
LP3907TL-JJCP/NOPB	ACTIVE	DSBGA	YZR	25	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		V016	Samples
LP3907TL-JSXS/NOPB	ACTIVE	DSBGA	YZR	25	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		V012	Samples
LP3907TL-PLNTO/NOPB	ACTIVE	DSBGA	YZR	25	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		V027	Samples
LP3907TLX-JJ11/NOPB	ACTIVE	DSBGA	YZR	25	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		V013	Samples
LP3907TLX-JJCP/NOPB	ACTIVE	DSBGA	YZR	25	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		V016	Samples
LP3907TLX-JSXS/NOPB	ACTIVE	DSBGA	YZR	25	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		V012	Samples

PACKAGE OPTION ADDENDUM

24-Jan-2013

Orderable Device	Status	Package Type	•		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
LP3907TLX-PLNTO/NOPB	ACTIVE	DSBGA	YZR	25	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		V027	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LP3907, LP3907-Q1:

Catalog: LP3907

www.ti.com

Automotive: LP3907-Q1

NOTE: Qualified Version Definitions:





24-Jan-2013


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jan-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

- Reel Width (WT)



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP3907QSQ-JJXP/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907QSQ-JXI7/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907QSQ-JXIP/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907QSQX-JJXP/NOP B	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907QSQX-JXI7/NOPB	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907QSQX-JXIP/NOPB	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907QTL-VXSS/NOPB	DSBGA	YZR	25	250	178.0	8.4	2.69	2.69	0.76	4.0	8.0	Q1
LP3907QTLX-VXSS/NOP B	DSBGA	YZR	25	3000	178.0	8.4	2.69	2.69	0.76	4.0	8.0	Q1
LP3907SQ-BFX6W/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907SQ-BJX6X/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907SQ-BJXIX/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907SQ-BJXQX/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907SQ-BJYQX/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907SQ-JXQX/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907SQ-PFX6W/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907SQ-PJXIX/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907SQ-PXPP/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1




PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jan-2013

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP3907SQ-VRZX/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
_P3907SQX-BFX6W/NOP B	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907SQX-BJX6X/NOP B	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907SQX-BJXIX/NOPB	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
_P3907SQX-BJXQX/NOP B	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
_P3907SQX-BJYQX/NOP B	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907SQX-JXQX/NOPB	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
P3907SQX-PFX6W/NOP B	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907SQX-PJXIX/NOPB	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907SQX-PXPP/NOPB	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907SQX-VRZX/NOPB	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LP3907TL-JJ11/NOPB	DSBGA	YZR	25	250	178.0	8.4	2.69	2.69	0.76	4.0	8.0	Q1
LP3907TL-JJCP/NOPB	DSBGA	YZR	25	250	178.0	8.4	2.69	2.69	0.76	4.0	8.0	Q1
LP3907TL-JSXS/NOPB	DSBGA	YZR	25	250	178.0	8.4	2.69	2.69	0.76	4.0	8.0	Q1
LP3907TL-PLNTO/NOPB	DSBGA	YZR	25	250	178.0	8.4	2.69	2.69	0.76	4.0	8.0	Q1
LP3907TLX-JJ11/NOPB	DSBGA	YZR	25	3000	178.0	8.4	2.69	2.69	0.76	4.0	8.0	Q1
LP3907TLX-JJCP/NOPB	DSBGA	YZR	25	3000	178.0	8.4	2.69	2.69	0.76	4.0	8.0	Q1
LP3907TLX-JSXS/NOPB	DSBGA	YZR	25	3000	178.0	8.4	2.69	2.69	0.76	4.0	8.0	Q1
LP3907TLX-PLNTO/NOP B	DSBGA	YZR	25	3000	178.0	8.4	2.69	2.69	0.76	4.0	8.0	Q1



www.ti.com 12-Jan-2013



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP3907QSQ-JJXP/NOPB	WQFN	RTW	24	1000	203.0	190.0	41.0
LP3907QSQ-JXI7/NOPB	WQFN	RTW	24	1000	203.0	190.0	41.0
LP3907QSQ-JXIP/NOPB	WQFN	RTW	24	1000	203.0	190.0	41.0
LP3907QSQX-JJXP/NOPB	WQFN	RTW	24	4500	349.0	337.0	45.0
LP3907QSQX-JXI7/NOPB	WQFN	RTW	24	4500	349.0	337.0	45.0
LP3907QSQX-JXIP/NOPB	WQFN	RTW	24	4500	349.0	337.0	45.0
LP3907QTL-VXSS/NOPB	DSBGA	YZR	25	250	203.0	190.0	41.0
LP3907QTLX-VXSS/NOPB	DSBGA	YZR	25	3000	206.0	191.0	90.0
LP3907SQ-BFX6W/NOPB	WQFN	RTW	24	1000	203.0	190.0	41.0
LP3907SQ-BJX6X/NOPB	WQFN	RTW	24	1000	203.0	190.0	41.0
LP3907SQ-BJXIX/NOPB	WQFN	RTW	24	1000	203.0	190.0	41.0
LP3907SQ-BJXQX/NOPB	WQFN	RTW	24	1000	203.0	190.0	41.0
LP3907SQ-BJYQX/NOPB	WQFN	RTW	24	1000	203.0	190.0	41.0
LP3907SQ-JXQX/NOPB	WQFN	RTW	24	1000	203.0	190.0	41.0
LP3907SQ-PFX6W/NOPB	WQFN	RTW	24	1000	203.0	190.0	41.0
LP3907SQ-PJXIX/NOPB	WQFN	RTW	24	1000	203.0	190.0	41.0
LP3907SQ-PXPP/NOPB	WQFN	RTW	24	1000	203.0	190.0	41.0
LP3907SQ-VRZX/NOPB	WQFN	RTW	24	1000	203.0	190.0	41.0
LP3907SQX-BFX6W/NOP B	WQFN	RTW	24	4500	349.0	337.0	45.0
LP3907SQX-BJX6X/NOPB	WQFN	RTW	24	4500	349.0	337.0	45.0




PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jan-2013

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP3907SQX-BJXIX/NOPB	WQFN	RTW	24	4500	349.0	337.0	45.0
LP3907SQX-BJXQX/NOP B	WQFN	RTW	24	4500	349.0	337.0	45.0
LP3907SQX-BJYQX/NOP B	WQFN	RTW	24	4500	349.0	337.0	45.0
LP3907SQX-JXQX/NOPB	WQFN	RTW	24	4500	349.0	337.0	45.0
LP3907SQX-PFX6W/NOP B	WQFN	RTW	24	4500	349.0	337.0	45.0
LP3907SQX-PJXIX/NOPB	WQFN	RTW	24	4500	349.0	337.0	45.0
LP3907SQX-PXPP/NOPB	WQFN	RTW	24	4500	349.0	337.0	45.0
LP3907SQX-VRZX/NOPB	WQFN	RTW	24	4500	354.0	340.0	35.0
LP3907TL-JJ11/NOPB	DSBGA	YZR	25	250	203.0	190.0	41.0
LP3907TL-JJCP/NOPB	DSBGA	YZR	25	250	203.0	190.0	41.0
LP3907TL-JSXS/NOPB	DSBGA	YZR	25	250	203.0	190.0	41.0
LP3907TL-PLNTO/NOPB	DSBGA	YZR	25	250	203.0	190.0	41.0
LP3907TLX-JJ11/NOPB	DSBGA	YZR	25	3000	206.0	191.0	90.0
LP3907TLX-JJCP/NOPB	DSBGA	YZR	25	3000	206.0	191.0	90.0
LP3907TLX-JSXS/NOPB	DSBGA	YZR	25	3000	206.0	191.0	90.0
LP3907TLX-PLNTO/NOPB	DSBGA	YZR	25	3000	206.0	191.0	90.0





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>