	Date Jul. 3	3, 2000
PRELIMINARY DAT		
	DATASHEET	
PRODUCT :	16M (x16) Flash + 4M (x16) SRAM	
MODEL NO :	LRS1348B	
\bigcirc This device datasheet is su	bject to change without notice.	
O Copyright Sharp Co., Ltd. All	rights reserved. No reproduction or republication without written permission.	
\bigcirc Contact your local Sharp satisfies	ales office to obtain the latest datasheet.	

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - •Office electronics
 - •Instrumentation and measuring equipment
 - •Machine tools
 - •Audiovisual equipment
 - •Home appliance
 - •Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - •Mainframe computers
 - •Traffic control systems
 - •Gas leak detectors and automatic cutoff devices
 - •Rescue and security equipment
 - •Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely <u>high performance</u> in terms of functionality, reliability, or accuracy.
 - •Aerospace equipment
 - •Communications equipment for trunk lines
 - •Control equipment for the nuclear power industry
 - •Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

LRS1348B

Contents
1. Description
2. Pin Configuration
3. Truth Table
4. Block Diagram
5. Command Definitions for Flash Memory 7 5.1 Command Definitions 7 5.2. Identifier Codes 8 5.3. Write Protection Alternatives 8
6. Status Register Definition
7. Memory Map for Flash Memory 10
8. Absolute Maximum Ratings 11
9. Recommended DC Operating Conditions 11
10. Pin Capacitance
11. DC Electrical Characteristics 12
12. AC Electrical Characteristics for Flash Memory1412.1 AC Test Conditions1412.2 Read Cycle1412.3 Write Cycle (F-WE Controlled)1512.4 Write Cycle (F-CE Controlled)1612.5 Block Erase, Full Chip Erase, Word Write and Lock-Bits Configuration Performance1712.6 Flash Memory AC Characteristics Timing Chart1812.7 Reset Operations21
13. AC Electrical Characteristics for SRAM2213.1 AC Test Conditions2213.2 Read Cycle2213.3 Write Cycle2313.4 SRAM AC Characteristics Timing Chart24
14. Data Retention Characteristics for SRAM
15. Notes
16. Flash Memory Data Protection. 29
17. Design Considerations
18. Related Document Information
19. Package and Packing Specification

	JUD		2
1. Description			
The LRS1348B is a combination memory organized as 1,048,57 package.	76 imes 16 bit fl	ash memory	and 262,144 \times 16 bit static RAM in one
Features			
- Power supply	• • • •	2.7V to 3.	6V(Flash)
	• • • •	2.7V to 3.	3V(SRAM)
- Operating temperature	• • • •	-25°C to +	-85°C
- Not designed or rated as radiation hardened			
- 72 pin CSP (LCSP072-P-0811) plastic package			
- Flash memory has P-type bulk silicon, and SRAM has P-	type bulk si	licon.	
Elech Momony			
Flash Memory - Access Time		90 ns	(Max.)
- Power Supply current (The current for F-V _{CC} pin and F-		70 IIS	(11107.)
Read	••••	25 mA	(Max. t _{CYCLE} = 200ns, CMOS Input)
Word write		57 mA	(Max.)
Block erase		42 mA	(Max.)
Reset Power-Down	• • • •	20μΑ	(Max. $F-\overline{RP} = GND \pm 0.2V$, $I_{OUT}(F-RY/\overline{BY}) = 0mA$)
Standby	• • • •	30μΑ	(Max. F- $\overline{CE} = F-\overline{RP} = F-V_{CC} \pm 0.2V$)
 Optimized Array Blocking Architecture for each Bank. Two 4k-word Boot Blocks Six 4k-word Parameter Blocks Thirty-one 32k-word Main Blocks Top Boot Location Extended Cycling Capability 100,000 Block Erase Cycles Enhanced Automated Suspend Options Word Write Suspend to Read Block Erase Suspend to Word Write Block Erase Suspend to Read 			
SRAM			
- Access Time	• • • •	85 ns	(Max.)
- Power Supply current		0	
Operating current	• • • •	8 mA	(Max. t_{RC} , $t_{WC} = 1 \mu s$, CMOS Input)
Standby current Data retention current	••••	15μΑ 15μΑ	(Max.) (Max. S-V _{CC} = 3.0V)
		тэрл	(1944) D-V (C - 5.0V)

LRS1348B

2. Pin Configuration



Do not float any GND pins.

LRS1348B

Pin	Description	Туре
A_0 to A_{16}	Address Inputs (Common)	Input
F-A ₁₇ to F-A ₁₉	Address Inputs (Flash)	Input
S-A ₁₇	Address Inputs (SRAM)	Input
F-CE	Chip Enable Inputs (Flash)	Input
$S-\overline{CE}_1$, $S-CE_2$	Chip Enable Inputs (SRAM)	Input
F-WE	Write Enable Input (Flash)	Input
S-WE	Write Enable Input (SRAM)	Input
$F-\overline{OE}$	Output Enable Input (Flash)	Input
S-OE	Output Enable Input (SRAM)	Input
S-LB	SRAM Byte Enable Input (DQ_0 to DQ_7)	Input
S-UB	SRAM Byte Enable Input (DQ ₈ to DQ ₁₅)	Input
F-RP	$\begin{array}{c} \text{Reset Power Down Input (Flash)} \\ \text{Block erase and Write : } V_{IH} \\ \text{Read : } V_{IH} \\ \text{Reset Power Down : } V_{IL} \end{array}$	Input
F-WP	Write Protect Input (Flash) Two Boot Blocks Locked : V _{IL}	Input
F-RY/BY	Ready/Busy Output (Flash) During an Erase or Write operation : V _{OL} Block Erase and Write Suspend : High-Z (High impedance)	Open Drain Output
DQ ₀ to DQ ₁₅	Data Inputs and Outputs (Common)	Input / Output
F-V _{CC}	Power Supply (Flash)	Power
S-V _{CC}	Power Supply (SRAM)	Power
F-V _{CCW}	Write, Erase Power Supply (Flash) Block Erase and Write : F-V _{CCW} = V _{CCWH} All Blocks Locked : F-V _{CCW} < V _{CCWLK}	Power
F-GND	GND (Flash)	Power
GND	GND (Common)	Power
NC	Non Connection (Should be all open)	-

Flash	SRAM	Notes	$F-\overline{CE}$	F-RP	F-OE	F-WE	$S-\overline{CE}_1$	S-CE ₂	S-OE	S-WE	S- <u>LB</u>	S-UB	DQ_0 to DQ_{15}
Read		3,5			L								D _{OUT}
Output Disable	Standby	5	L	Н	Н	H	((5)	х	х	х	X	High-Z
Write		2,3,4,5				L							D _{IN}
	Read	5							L	Н		()	7)
Standby	Output Disable	5	Н	Н	х	x	L	Н	Н	Н	х	X	High-Z
	Write	5							Х	L		()	7)
	Read	5							L	Н		()	7)
Reset Power Down	Output Disable	5	х	L	Х	x	L	Н	Н	Н	х	Х	High-Z
	Write	5							Х	L		()	7)
Standby		5	Н	Н									
Reset Power Down	Standby	5	х	L	Х	X	(0	5)	Х	Х	Х	Х	High-Z

Notes:

INOTES:
 L = V_{IL}, H = V_{IH}, X = H or L. Refer to DC Characteristics. High-Z = High impedance.
 Command Writes involving block erase, full chip erase, word write, or lock-bit configuration are reliably executed when F-V_{CCW} = V_{CCWH} and F-V_{CC} = 2.7V to 3.6V. Block erase, full chip erase, word write, or lock-bit configuration with F-V_{CCW} < V_{CCWH} (Min.) produce spurious results and should not be attempted.
 Never hold F-OE low and F-WE low at the same timing.
 Refer Section 5. Command Definitions for Flash Memory valid D_{IN} during a write operation.
 F-WP set to V_{IL or} V_{IH}.

6. SRAM Standby Mode

$S-\overline{CE}_1$	S-CE ₂
Н	Х
X	L

	7. S- UB ,	S-IB Control I	Mode
S-IB	S-UB	DQ ₀ to DQ ₇	DQ ₈ to DQ ₁₅
L	L	D _{OUT} /D _{IN}	D _{OUT} /D _{IN}
L	Н	D _{OUT} /D _{IN}	High-Z
Н	L	High-Z	D _{OUT} /D _{IN}

LRS1348B



5. Command Definitions for Flash Memory⁽¹⁾

5.1 Command Definitions

	Bus Cycles	N T (F	irst Bus Cycl	e	Se	cond Bus Cy	cle
Command	Required	Note	Oper ⁽²⁾	Address ⁽³⁾	Data	Oper ⁽²⁾	Address ⁽³⁾	Data ⁽³⁾
Read Array / Reset	1		Write	XA	FFH			
Read Identifier Codes	≥ 2	4	Write	XA	90H	Read	IA	ID
Read Status Register	2		Write	XA	70H	Read	XA	SRD
Clear Status Register	1		Write	XA	50H			
Block Erase	2	5	Write	XA	20H	Write	BA	D0H
Full Chip Erase	2	5	Write	XA	30H	Write	XA	D0H
Word Write	2	5	Write	XA	40H or 10H	Write	WA	WD
Block Erase and Word Write Suspend	1	5,9	Write	XA	B0H			
Block Erase and Word Write Resume	1	5,9	Write	XA	D0H			
Set Block Lock Bit	2	7	Write	XA	60H	Write	BA	01H
Clear Block Lock Bits	2	6,7	Write	XA	60H	Write	XA	D0H
Set Permanent Lock Bit	2	8	Write	XA	60H	Write	XA	F1H

Notes:

1. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

2. Bus operations are defined in 3. Truth Table.

3. XA = Any valid address within the device.

IA = Identifier code address.

BA = Address within the block being erased.

WA = Address of memory location to be written.

SRD = Data read from status register (See 6. Status Register Definition).

WD = Data to be written at location WA. Data is latched on the rising edge of $F-\overline{WE}$ or $F-\overline{CE}$ (whichever goes high first). ID = Data read from identifier codes (See 5.2 Identifier Codes).

4. See Identifier Codes at next page.

5. See Write Protection Alternatives in section 5.3.

6. The clear block lock-bits operation simultaneously clears all block lock-bits.

7. If the permanent lock-bit is set, Set Block Lock-Bit and Clear Block Lock-Bits commands can not be done.

8. Once the permanent lock-bit is set, it cannot be cleared.

9. If the time between writing the Block Erase Resume command and writing the Block Erase Suspend command is shorter than 15ms and both commands are written repeatedly, a longer time is required than standard block erase until the completion of the operation.



Codes	Address $[A_{19} - A_0]$	Data [DQ ₁₅ - DQ ₀]
Manufacture Code	00000H	00B0H
Device Code	00001H	00E8H
Block Lock Configuration ⁽²⁾	$BA^{(1)} + 2$	$DQ_0 = 0$: Unlocked $DQ_0 = 1$: Locked
Permanent Lock Configuration ⁽²⁾	00003H	$DQ_0 = 0$: Unlocked $DQ_0 = 1$: Locked

Notes:

1. BA selects the specific block lock configuration code to be read.

2. $DQ_{15} - DQ_1$ are reserved for future use.

3. Read Identifier Codes command is defined in 5.1 Command Definitions.

Operation	F-V _{CCW}	F-RP	F-WP	Permanent Lock-Bit	Block Lock-Bit	Effect
	≤V _{CCWLK}	Х	X	Х	X	All Blocks Locked.
		V _{IL}	X	Х	Х	All Blocks Locked.
Block Erase or			V _{IL}		0	2 Boot Blocks Locked.
Word Write	>V _{CCWLK} ⁽¹⁾	N7	V _{IH}	V	0	Block Erase and Word Write Enabled.
		V _{IH}	V _{IL}	Х	1	Block Erase and Word Write Disabled.
			V _{IH}		1	Block Erase and Word Write Disabled.
	≤V _{CCWLK}	X	X	Х	X	All Blocks Locked.
		V _{IL}	X	Х	х	All Blocks Locked.
Full Chip Erase	>V _{CCWLK} ⁽¹⁾	V	V _{IL}	v	v	All Unlocked Blocks are Erased. 2 Boot Blocks and Locked Blocks are Not Erased.
		V _{IH}	V _{IH}	Х	x	All Unlocked Blocks are Erased. Locked Blocks are Not Erased.
	≤V _{CCWLK}	X	X	Х	x	Set Block Lock-Bit Disabled.
Set Block		V _{IL}	X	Х	x	Set Block Lock-Bit Disabled.
Lock-Bit	>V _{CCWLK} ⁽¹⁾	V _{IH}	X	0	X	Set Block Lock-Bit Enabled.
		▼IH	Х	1	X	Set Block Lock-Bit Disabled.
	≤V _{CCWLK}	X	Х	Х	х	Clear Block Lock-Bits Disabled.
Clear Block		V _{IL}	X	Х	X	Clear Block Lock-Bits Disabled.
Lock-Bits	>V _{CCWLK} ⁽¹⁾	V	X	0	Х	Clear Block Lock-Bits Enabled.
		V _{IH}	X	1	X	Clear Block Lock-Bits Disabled.
	≤V _{CCWLK}	X	X	Х	х	Set Permanent Lock-Bit Disabled.
Set Permanent Lock-Bit	N (1)	V _{IL}	X	Х	Х	Set Permanent Lock-Bit Disabled.
Door Bit	>V _{CCWLK} ⁽¹⁾	V _{IH}	X	Х	х	Set Permanent Lock- Bit Enabled.

5.3 Write Protection Alternatives

Note:

1. $F-V_{CCW}$ is guaranteed only with the nominal voltages.



WSMS	BESS	ECBLBS	WWSLBS	VCCWS	WWSS	DPS	R
7	6	5	4	3	2	1	0
1 = Ready $0 = Busy$ $SR.6 = BLOO$ $1 = Block$	CK ERASE SUS Erase Suspende	PEND STATUS d	. ,	Erase, Word W	F-RY/BY to de rite or Lock-Bit invalid while S	configuration co	
SR.5 = ERAS STAT 1 = Error Lock-	Erase in Progres E AND CLEAR US (ECBLBS) in Block Erase, Bits ssful Block Era	BLOCK LOCH Full Chip Erase	or Clear Block	Erase, Word Wimproper comm	nd SR.4 are "1"s Write, or Lock- nand sequence w	Bit configurati	Erase, Full Chip on attempt, an
Block SR.4= WOR STAT 1= Error Lock-	Lock-Bits D WRITE AND US (WWSLBS) in Word Write of Bit ssful Word Write	SET LOCK-BI	T nanent	SR.3 does not level. The WSM indicates the F- Erase, Word sequences. SR.	provide a con M (Write State M -V _{CCW} level on Write, or Lock 3 is not guarante ack only when F	fachine) interrog ly after Block E c-Bit Configura ced to reports	gates and trase, Full Chip tion command
$1 = F - V_{C}$ $0 = F - V_{C}$ $SR.2 = WORI$ $1 = Word$	_{CW} STATUS (VC _{CW} Low Detect, _{CW} OK OWRITE SUSPH Write Suspended Write in Progres	Operation Abor END STATUS (' I		and block lock the permanent Block Erase, F figuration comming on the atte	ull Chip Erase, nand sequences empted operatio	values. The WS lock-bit and F Word Write, or . It informs the s n, if the block	M interrogates WP only after Lock-Bit Con- system, depend-
1 = Block	CE PROTECT S Lock-Bit, Pern Detected, Operat ked	nanent Lock-Bi	it and/or F-WF	block lock and ing the Read Id indicates perma	permanent lock entifier Codes c anent and block	configuration c ommand lock-bit status.	odes after writ-
SR.0= RESE	RVED FOR FU	TURE ENHAN	CEMENTS (R)			and should be m	asked out when



7. Memory Map for Flash Memory

	Top Boot	
[A19~A0]		
FFFFF	4K-word Boot Block 0	7
FF000 FEFFF	4K-word Boot Block 1	-
FE000 FDFFF	4K-word Parameter Block 0	
FD000 FCFFF	4K-word Parameter Block 1	-
FC000 FBFFF	4K-word Parameter Block 2	
FB000 FAFFF	4K-word Parameter Block 3	-
FA000 F9FFF		-
F9000 F8FFF	4K-word Parameter Block 4	-
F8000 F7FFF	4K-word Parameter Block 5	_
F0000 EFFFF	32K-word Main Block 0	
E8000	32K-word Main Block 1	
E7FFF E0000	32K-word Main Block 2	
DFFFF D8000	32K-word Main Block 3	
D7FFF D0000 CFFFF	32K-word Main Block 4	
	32K-word Main Block 5	
C8000 C7FFF C0000	32K-word Main Block 6	
C0000 BFFFF B8000	32K-word Main Block 7	7
B8000 B7FFF	32K-word Main Block 8	1
B0000 AFFFF	32K-word Main Block 9	1
A8000 A7FFF	32K-word Main Block 10	-
A0000 9FFFF	32K-word Main Block 11	-
98000 97FFF	32K-word Main Block 12	-
90000 8FFFF	32K-word Main Block 12 32K-word Main Block 13	-
88000 87FFF	32K-word Main Block 14	-
80000 7FFFF	32K-word Main Block 15	
78000 77FFF -		-
70000 6FFFF -	32K-word Main Block 16	
68000 67FFF -	32K-word Main Block 17	4
60000 5FFFF	32K-word Main Block 18	_
58000 57FFF	32K-word Main Block 19	
50000 4FFFF	32K-word Main Block 20	
48000 47FFF	32K-word Main Block 21	
40000	32K-word Main Block 22	
3FFFF	32K-word Main Block 23	
38000 37FFF 30000	32K-word Main Block 24	7
30000 2FFFF 28000	32K-word Main Block 25	7
28000 27FFF	32K-word Main Block 26	1
20000 1FFFF	32K-word Main Block 27	
18000 17FFF	32K-word Main Block 28	-
10000 0FFFF	32K-word Main Block 29	-
08000 07FFF	32K-word Main Block 29 32K-word Main Block 30	-
00000 [J2N-WURU MIAIII BIOCK JU	



8. Absolute Maximum Ratings

Symbol	Parameter	Parameter Notes Ratings		Unit
V _{CC}	Supply voltage	1,2	-0.2 to +4.6	V
V _{IN}	Input voltage	1,2,3,4	-0.2 to +3.6	V
T _A	Operating temperature		-25 to +85	°C
T _{STG}	Storage temperature		-55 to +125	°C
F-V _{CCW}	F-V _{CCW} voltage	1,3	-0.3 to +4.6	V

Notes:

1. The maximum applicable voltage on any pins with respect to GND.

Except F-V_{CCW}.
 -1.0V undershoot and + 1.0V overshoot are allowed when the pulse width is less than 20 nsec.
 V_{IN} should not be over V_{CC} + 0.3V.

9. Recommended DC Operating Conditions

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$ Max. Unit Notes Symbol Parameter Min. Тур. F-V_{CC} v Supply Voltage 2.7 3.0 3.6 3.3 v S-V_{CC} 2.7 3.0 Supply Voltage V_{CC} +0.2 V V_{IH} 1 2.2 Input Voltage 0.4 v V_{IL} -0.2 Input Voltage

Notes:

1. V_{CC} is the lower one of F-V_{CC} and S-V_{CC}.

10. Pin Capacitance

 $(T_A = 25^{\circ}C, f = 1MHz)$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Condition
C _{IN}	Input capacitance	1			10	pF	$V_{IN} = 0V$
C _{1/O}	I/O capacitance	1			20	pF	$V_{I/O} = 0V$

Note:

1. Sampled but not 100% tested.

							= 2.7 V to 3.6V, S-V _{CC} = 2.7 V to 3.3 V
Symbol	Parameter	Notes	Min.	Typ. ⁽¹⁾		Unit	Conditions
I _{LI}	Input Leakage Current				±1.5	μA	$V_{IN} = V_{CC}$ or GND
I _{LO}	Output Leakage Current			3	±1.5	μA	$V_{OUT} = V_{CC}$ or GND
Lana	F-V _{CC} Standby Current	2,4		2	15	μA	$\frac{\text{CMOS Input}}{\text{F-}\overline{\text{CE}} = \text{F-}\overline{\text{RP}} = \text{F-}V_{\text{CC}} \pm 0.2\text{V}$
I _{CCS}	1 V _{CC} standby Current	2,4		0.2	2	mA	$\frac{\text{TTL Input}}{\text{F-CE}} = \text{F-RP} = \text{V}_{\text{IH}}$
I _{CCAS}	F-V _{CC} Auto Power-Save Current	3,4		2	15	μΑ	$CMOS Input F-\overline{CE} = GND \pm 0.2V$
I _{CCD}	F-V _{CC} Reset Power-Down Current			2	15	μА	$F-\overline{RP} = GND \pm 0.2V$ $I_{OUT}(F-RY/\overline{BY}) = 0mA$
T	E.V. Bood Current	4		15	25	mA	CMOS Input F- \overline{CE} = GND, f = 5MHz, I _{OUT} = 0m
I _{CCR}	F-V _{CC} Read Current	4			30	mA	$\begin{array}{l} TTL Input\\ F-\overline{CE}=V_{IL}, \ f=5MHz, \ I_{OUT}=0mA \end{array}$
I _{CCW}	F-V _{CC} Word Write or Set Lock-Bit Current	7		5	17	mA	$F-V_{CCW} = V_{CCWH}$
l _{CCE}	F-V _{CC} Block Erase, Full Chip Erase or Clear Block Lock-Bits Current	7		4	17	mA	$F-V_{CCW} = V_{CCWH}$
I _{CCWS} I _{CCES}	F-V _{CC} Word Write or Block Erase Suspend Current			1	6	mA	$F-\overline{CE} = V_{IH}$
I _{CCWS}	E.V. Standar on Dood Comment			±2	±15	μA	$F-V_{CCW} \le F-V_{CC}$
I _{CCWR}	F-V _{CCW} Standby or Read Current			10	200	μA	$F-V_{CCW} > F-V_{CC}$
I _{CCWAS}	F-V _{CCW} Auto Power-Save Current	3,4		0.1	5	μA	$CMOS Input F-\overline{CE} = GND \pm 0.2V$
I _{CCWD}	F-V _{CCW} Reset Power-Down Current			0.1	5	μA	$F-\overline{RP} = GND \pm 0.2V$
I _{CCWW}	F-V _{CCW} Word Write or Set Lock-Bit Current	7		12	40	mA	$F-V_{CCW} = V_{CCWH}$
I _{CCWE}	F-V _{CCW} Block Erase, Full Chip Erase or Clear Block Lock-Bits Current	7		8	25	mA	$F-V_{CCW} = V_{CCWH}$
	F-V _{CCW} Word Write or Block Erase Suspend Current			10	200	μA	$F-V_{CCW} = V_{CCWH}$
I _{SB}	S-V _{CC} Standby Current			1	15	μA	$\overline{\text{S-CE}}_1$, $\overline{\text{S-CE}}_2 \ge \overline{\text{S-V}}_{\text{CC}} - 0.2 \text{V}$ or $\overline{\text{S-CE}}_2 \le 0.2 \text{V}$
I _{SB1}	S-V _{CC} Standby Current				3	mA	$S-\overline{CE}_1 = V_{IH} \text{ or } S-CE_2 = V_{IL}$
I _{CC1}	S-V _{CC} Operation Current				45	mA	$\begin{vmatrix} S - \overline{CE}_1 = V_{IL}, \\ S - CE_2 = V_{IH} \\ V_{IN} = V_{IL} \text{ or } V_{IH} \end{vmatrix} t_{CYCLE} = Mit_{I/O} = 0mA$

	DC Electrical Characteristics (Continue) $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ F-V}_{CC} = 2.7\text{V to } 3.6\text{V}, \text{ S-V}_{CC} = 2.7\text{V to } 3.3\text{V})$									
Symbol	Parameter	Notes	Min.	Typ. ⁽¹⁾	Max.	Unit	Conditions			
I _{CC2}	S-V _{CC} Operation Current				8		$S-\overline{CE}_{1} = 0.2V,$ $S-CE_{2}=S-V_{CC}-0.2V$ $V_{IN} = S-V_{CC}-0.2V$ or 0.2V	$t_{CYCLE} = 1 \mu s$ $I_{I/O} = 0mA$		
V _{IL}	Input Low Voltage	7	-0.2		0.4	V				
V _{IH}	Input High Voltage	7	2.2		V _{CC} +0.2	V				
V _{OL}	Output Low Voltage	2,7			0.4	v	$I_{OL} = 0.5 mA$			
V _{OH}	Output High Voltage	7	2.0			v	$I_{OH} = -0.5 mA$	·		
V _{CCWLK}	F-V _{CCW} Lockout during Normal Operations	5,7			1.5	v				
V _{CCWH}	F-V _{CCW} during Block Erase, Full Chip Erase, Word Write, or Lock-Bit configuration Operations		2.7		3.6	V				
V _{LKO}	F-V _{CC} Lockout Voltage		2.0			V				

Notes:

1. All currents are in RMS unless otherwise noted. Reference values at $V_{CC} = 3.0V$ and $T_A = +25^{\circ}C$.

2. Includes $F-RY/\overline{BY}$.

3. The Automatic Power Savings (APS) feature is placed automatically power save mode that addresses not switching more than 300ns while read mode.

CMOS inputs are either V_{CC} ± 0.2V or GND ± 0.2V. TTL inputs are either V_{IL} or V_{IH}.
 Block erases, full chip erase, word writes and lock-bits configurations are inhibited when F-V_{CCW} ≤ V_{CCWLK} and not guaranteed in the range between V_{CCWLK} (Max.) and V_{CCWH} (Min.), and above V_{CCWH} (Max.).

6. V_{CC} includes both F-V_{CC} and S-V_{CC}.

7. Sampled, not 100% tested.



12. AC Electrical Characteristics for Flash Memo	ry
12.1 AC Test Conditions	
Input pulse level	0V to 2.7V
Input rise and fall time	10ns
Input and Output timing Ref. level	1.35V
Output load	$1TTL + C_L (50pF)$

12.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ F-V}_{CC} = 2.7 \text{ V to } 3.6 \text{ V})$

			,	CC .	
Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		90		ns
t _{AVQV}	Address to Output Delay			90	ns
t _{ELQV}	F-CE to Output Delay	1		90	ns
t _{PHQV}	F-RP High to Output Delay			600	ns
t _{GLQV}	F-OE to Output Delay	1		40	ns
t _{ELQX}	F-CE to Output in Low-Z		0		ns
t _{EHQZ}	F-CE High to Output in High-Z			40	ns
t _{GLQX}	F-OE to Output in Low-Z		0		ns
t _{GHQZ}	F-OE High to Output in High-Z			15	ns
t _{ОН}	Output Hold form Address, F-TE or F-OE Change, Whichever Occurs First		0		ns

Note:

1. F- \overline{OE} may be delayed up to t_{ELQV} - t_{GLQV} after the falling edge of F- \overline{CE} without impact on t_{ELQV} .



12.3 Write Cycle $(F-\overline{WE} \text{ Controlled})^{(1,5)}$ $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ F-V}_{CC} = 2.7 \text{ V to } 3.6 \text{ V})$ Symbol Parameter Notes Min. Max. Unit 90 Write Cycle Time t_{AVAV} ns $F-\overline{RP}$ High Recovery to $F-\overline{WE}$ Going Low 2 1 μs t_{PHWL} F-CE Setup to F-WE Going Low 10 t_{ELWL} ns F-WE Pulse Width 50 ns t_{WLWH} F-WP VIH Setup to F-WE Going High 2 100 t_{SHWH} ns F-V_{CCW} Setup to F-WE Going High 2 100 t_{VPWH} ns Address Setup to F-WE Going High 3 50 t_{AVWH} ns Data Setup to F-WE Going High 3 50 ns t_{DVWH} Data Hold from $F-\overline{WE}$ High 0 ns t_{WHDX} Address Hold from F-WE High 0 ns t_{WHAX} $F-\overline{CE}$ Hold from $F-\overline{WE}$ High 10 ns t_{WHEH} F-WE Pulse Width High 30 t_{WHWL} ns F-WE going High to F-RY/BY Going Low 100 ns tWHRL Write Recovery before Read 0 ns tWHGL F-V_{CCW} Hold from Valid SRD, F-RY/BY High-Z 0 2,4 ns ^tOVVL F-WP VIH Hold from Valid SRD, F-RY/BY High-Z 2,4 0 t_{QVSL} ns

Notes:

1. Read timing characteristics during block erase, full chip erase, word write and lock-bit configurations are the same as during read-only operations. Refer to AC Characteristics for read cycle.

2. Sampled, not 100% tested.

3. Refer to Section 5. Command Definitions for Flash Memory for valid A_{IN} and D_{IN} for block erase, full chip erase, word write or lock-bit configuration.

4. F-V_{CC} should be held at V_{CCWH} until determination of block erase, full chip erase, word write or lock-bit configuration success (SR.1/3/4/5 = 0).

5. It is written when F- $\overline{\text{CE}}$ and F- $\overline{\text{WE}}$ are active. The address and data needed to execute a command are latched on the rising edge of F- $\overline{\text{WE}}$ or F- $\overline{\text{CE}}$ (Whichever goes high first).



12.4 Write Cycle $(F-\overline{CE} \text{ Controlled})^{(1,5)}$ $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ F-V}_{CC} = 2.7 \text{ V to } 3.6 \text{ V})$ Parameter Notes Min. Max. Unit Symbol Write Cycle Time 90 ns t_{AVAV} $F-\overline{RP}$ High Recovery to $F-\overline{CE}$ Going Low 2 1 μs t_{PHEL} F-WE Setup to F-CE Going Low 0 t_{WLEL} ns F-CE Pulse Width 65 ns t_{ELEH} $F-\overline{WP} V_{IH}$ Setup to $F-\overline{CE}$ Going High 2 100 t_{SHEH} ns F-V_{CCW} Setup to F-CE Going High 2 100 ns t_{VPEH} Address Setup to $F-\overline{CE}$ Going High 3 50 t_{AVEH} ns Data Setup to F-CE Going High 3 50 ns t_{DVEH} Data Hold from F-CE High 0 ns t_{EHDX} Address Hold from F-TE High 0 t_{EHAX} ns $F-\overline{WE}$ Hold from $F-\overline{CE}$ High 0 ns t_{EHWH} F-CE Pulse Width High 25 t_{EHEL} ns F-CE going High to F-RY/BY Going Low or SR.7 Going "0" 100 ns t_{EHRL} Write Recovery before Read 0 ns t_{EHGL} F-V_{CC} Hold from Valid SRD, F-RY/BY High-Z 0 2,4 ns tOVVL F-WP VIH Hold from Valid SRD, F-RY/BY High-Z 2,4 0 ns tovsl

Notes:

1. In systems where F- $\overline{\text{CE}}$ defines the write pulse width (within a longer F- $\overline{\text{WE}}$ timing waveform), all setup, hold and inactive F- $\overline{\text{WE}}$ times should be measured relative to the F- $\overline{\text{CE}}$ waveform.

2. Sampled, not 100% tested.

3. Refer to Section 5. Command Definitions for Flash Memory for valid A_{IN} and D_{IN} for block erase, full chip erase, word write or lock-bit configuration.

4. F-V_{CCW} should be held at V_{CCWH} until determination of block erase, full chip erase, word write or lock-bit configuration success (SR.1/3/4/5=0).

5. It is written when F-<u>CE</u> and F-<u>WE</u> are active. The address and data needed to execute a command are latched on the rising edge of F-<u>WE</u> or F-<u>CE</u> (Whichever goes high first).

LRS1348B

		(T _A = -	25° C to $+85^{\circ}$ C	$F - V_{CC} = 2.7$	V to 3.6V)	
G11		Parameter	Notes	$F-V_{CCW} = 2$	2.7V to 3.6V	I In it
Symbol		ratallieter			Max.	Unit
t _{WHQV1}		32K-Word Block	2	33	200	μs
t _{EHQV1}	word write Time	4K-Word Block	2	36	200	μs
	Block Write Time	32K-Word Block	2	1.1	4	s
	Block write Thire	4K-Word Block	2	0.15	0.5	S
t _{WHQV2}	Block Erase Time	32K-Word Block	2	1.2	6	S
t _{EHQV2}	Block Erase Time	4K-Word Block	2	0.6	5	S
	Full Chip Erase Time		2	42	210	S
t _{WHQV3} t _{EHQV3}	Set Lock-Bit Time		2	56	200	μs
t _{WHQV4} t _{EHQV4}	Clear Block Lock-Bits	Time	2	1	5	s
t _{WHRZ1} t _{EHRZ1}	Word Write Suspend La	Trite Suspend Latency Time to Read		6	15	μs
t _{WHRZ2} t _{EHRZ2}	Erase Suspend Latency	Time to Read	4	16	30	μs

Notes:

1. Reference values at $T_A = +25$ °C and F-V_{CC} = 3.0V, F-V_{CCW} = 3.0V. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.

2. Excludes system-level overhead.

3. Sampled, not 100% tested.

4. A Latency time is required from issuing suspend command (F-WE or F-CE going high) until F-RY/BY going High-Z or SR.7 going "1".

12.6 Flash Memory AC Characteristics Timing Chart

Read Cycle Timing Chart



LRS1348B







12.7 Reset Operations^(1,2) $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ F-V}_{CC} = 2.7 \text{ V to } 3.6 \text{ V})$ Symbol Parameter Notes Min. Max. Unit F-RP Pulse Low Time 100 ns t_{PLPH} (If $F-\overline{RP}$ is tied to V_{CC} , this specification is not applicable.) F-RP Low to Reset during Block Erase, Full Chip Erase, Word 30 μs t_{PLRZ} Write or lock-bit configuration $F-V_{CC} = 2.7V$ to $F-\overline{RP}$ High 3 100 t_{VPH} ns Notes: 1. If $F-\overline{RP}$ is asserted while a block erase, full chip erase, word write or lock-bit configuration operation is not executing, the reset will complete within 100ns. 2. A reset time, t_{PHOV} , is required from the later of F-RY/ \overline{BY} (SR.7) going High-Z ("1") or F- \overline{RP} going high until outputs are valid. Refer to AC Characteristics-Read Cycle for tPHOV. 3. When the device power-up, holding $F-\overline{RP}$ low minimum 100ns is required after $F-V_{CC}$ has been in predefined range and also has been in stable there.

AC Waveform for Reset Operation





13. AC Electrical Characteristics for SRAM

13.1 AC Test Conditions

Input pulse level	0.4V to 2.2V
Input rise and fall time	5ns
Input and Output timing Ref. level	1.5V
Output load	$1TTL + C_L (70pF)^{(1)}$

Note:

1. Including scope and socket capacitance.

13.2 Read Cycle

		$(T_A = -25^{\circ}C)$	to +85°C,	$S-V_{CC} = 2.$	7V to 3.3V)
Symbol	Parameter	Notes	Min.	Max.	Unit
t _{RC}	Read Cycle Time		85		ns
t _{AA}	Address access time			85	ns
t _{ACE1}	Chip enable access time $(S - \overline{CE}_1)$			85	ns
t _{ACE2}	Chip enable access time (S-CE ₂)			85	ns
t _{BE}	Byte enable access time			85	ns
t _{OE}	Output enable to output valid			45	ns
t _{OH}	Output hold from address change		10		ns
t _{LZ1}	$\overline{S-\overline{CE}_1}$ Low to output active	1	10		ns
t _{LZ2}	S-CE ₂ Low to output active	1	10		ns
t _{OLZ}	S-OE Low to output active	1	5		ns
t _{BLZ}	S- $\overline{\text{UB}}$ or S- $\overline{\text{LB}}$ Low to output in High-Z	1	5		ns
t _{HZ1}	$\overline{S-\overline{CE}}_1$ High to output in High-Z	1	0	30	ns
t _{HZ2}	S-CE ₂ High to output in High-Z	1	0	30	ns
t _{OHZ}	S-OE High to output in High-Z	1	0	30	ns
t _{BHZ}	S- $\overline{\text{UB}}$ or S- $\overline{\text{LB}}$ High to output active	1	0	30	ns

Note:

1. Active output to High-Z and High-Z to output active tests specified for a ±200mV transition from steady state levels into the test load.



	· · · · · · · · · · · · · · · · · · ·			$S-V_{CC} = 2$	-
Symbol	Parameter	Notes	Min.	Max.	Unit
t _{WC}	Write cycle time		85		ns
t _{CW}	Chip enable to end of write		70		ns
t _{AW}	Address valid to end of write		70		ns
t _{BW}	Byte select time		70		ns
t _{AS}	Address setup time		0		ns
t _{WP}	Write pulse width		60		ns
t _{WR}	Write recovery time		0		ns
t _{DW}	Input data setup time		35		ns
t _{DH}	Input data hold time		0		ns
tow	S-WE High to output active	1	5		ns
t _{WZ}	S-WE Low to output in High-Z	1	0	30	ns

Note:

Active output to High-Z and High-Z to output active tests specified for a ±200mV transition from steady state levels into the test load.



13.4 SRAM AC Characteristics Timing Chart

Read cycle timing chart









LRS1348B

15. Notes This product is a stacked CSP package that a 16M (x16) bit Flash Memory and a 4M (x16) bit SRAM are assembled into. - Supply Power Maximum difference (between $F-V_{CC}$ and $S-V_{CC}$) of the voltage is less than 0.3V. - Power Supply and Chip Enable of Flash Memory and SRAM S- \overline{CE}_1 should not be "low" and S- CE_2 should not be "high" when F- \overline{CE} is "low" simultaneously. If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DQ bus. Both F-V_{CC} and S-V_{CC} are needed to be applied by the recommended supply voltage at the same time expect SRAM data retention mode. - Power Up Sequence When turning on Flash memory power supply, keep $F-\overline{RP}$ "low". After $F-V_{CC}$ reaches over 2.7V, keep $F-\overline{RP}$ "low" for more than 100nsec. - Device Decoupling The power supply is needed to be designed carefully because one of the SRAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between SRAM and Flash Memory. Note peak current caused by transition of control signals (F- \overline{CE} , S- \overline{CE}_1 , S- CE_2).



16. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto $F-\overline{WE}$ signal or power supply, may be interpreted as false commands, causing undesired memory updating. To protect the data stored in the flash memory against unwanted writing, systems operating with the flash memory should have the following write protect designs, as appropriate.

The below describes data protection method.

- 1. Protecting data in specific block
 - By setting a F-WP to low, only the boot block can be protected against overwriting. Parameter and main blocks cannot be locked. System program, etc., can be locked by storing them in the boot block. For further information on setting/resetting of block bit, and controlling of F-WP and F-RP refer to the specification. (See Chapter 5. Command Definitions for Flash Memory)
- 2. Data Protection through $F-V_{CCW}$
 - When the level of F-V_{CCW} is lower than V_{CCWLK} (lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected. For the lockout voltage, refer to specification. (See Chapter 11. DC Electrical Characteristics)

■ Data Protection during voltage transition

- 3. Data protection thorough $F-\overline{RP}$
 - When the F-RP is kept low during power up and power down sequence, write operation on the flash memory is disabled, write protecting all blocks.
 - For the details of F-RP control, refer to the specification. (See Chapter 12. AC Electrical Characteristics for Flash Memory)

7. Design Considerations	
1. Power Supply Decoupling	
0.1µF ceramic capacitor connecte	by flash memory power switching characteristics, each device should have a between its $F-V_{CC}$ and GND and between its $F-V_{CCW}$ and GND. Low laced as close as possible to package leads.
2. F-V _{CCW} Trace on Printed Circuit I	Boards
	flash memories that reside in the target system requires that the printed on to the $F-V_{CCW}$ Power Supply trace. Use similar trace widths and layou power bus.
3. The Inhibition of Overwrite Opera	tion
Please do not execute reprogramm operation may generate unerasable	ning "0" for the bit which has already been programed "0". Overwrite e bit.
	he data which has been programed "1". you want to change data from "1" to "0". Is already been programmed "0".
For example, changing data from " programming.	'1011110110111101" to "1010110110111100" requires "111011111111110"
4. Power Supply	
cal Characteristics) produce spurio) word write and OTP program with an invalid $F-V_{CCW}$ (See 11. DC Electric ous results and should not be attempted. _{CC} voltage (See Chapter 11.DC Electrical Characteristics) produce spurious d.
8. Related Document Information ⁽¹⁾	
Document No.	Document Name
FUM99902	LH28F160BJ, LH28F320BJ Series Appendix
Note: 1.International customers should contact	t their local SHARP or distribution sales offices.

Rev. 1.00

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



Figure A-1. AC Timing at Device Power-Up

For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "AC Electrical Characteristics for Flash Memory" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{VR}	F-V _{CC} Rise Time	1	0.5	30000	μs/V
t _R	Input Signal Rise Time	1, 2		1	μs/V
t _F	Input Signal Fall Time	1, 2		1	μs/V

NOTES:

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations. t_R (Max.) and t_F (Max.) for F-RP are 50µs/V.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).



Figure A-2. Waveform for Glitch Noises

See the "DC Electrical Characteristics" described in specifications for V_{IH} (Min.) and V_{IL} (Max.).

A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V _{PP} Electric Potential Switching Circuit

NOTE:

1. International customers should contact their local SHARP or distribution sales office.