Stacked Chip 64M (x16) Boot Block Flash and 8M (x16) SRAM

(Model No.: LRS1393A)

Spec No.: MFM2-J14509A

Issue Date: July 22, 2002



To;	SPEC No. MFM2-J14509A ISSUE: Jul. 22. 2002 PRELIMINARY PECIFICATIONS								
	Product Type64M (x16) Flash Memory +8M (x16) SRAM L R S 1 3 9 3 A								
This device specif	Model No (LRS1393A) This device specification is subject to change without notice. *This specifications contains 39 pages including the cover and appendix. *Refer to LH28F320BF, LH28F640BF, LH28F128BF Series Appendix (FUM00701).								
CUSTOMERS ACCEPTA DATE: BY:	PRESENTED BY: N. HONDO Dept. General Manager								

REVIEWED BY: PREPARED BY:

J. Murakami K. Hobayushi

Product Development Dept. I Flash Memory Division Integrated Circuits Group SHARP CORPORATION



- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - · Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - · Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



Contents
1. Description
2. Pin Configuration. 3
3. Truth Table 5 3.1 Bus Operation 5 3.2 Simultaneous Operation Modes Allowed with Four Planes 6
4. Block Diagram
5. Command Definitions for Flash Memory 8 5.1 Command Definitions 8 5.2 Identifier Codes and OTP Address for Read Operation 10 5.3 OTP Block Address Map 11 5.4 Functions of Block Lock and Block Lock-Down 11 5.5 Block Locking State Transitions upon Command Write 12 5.6 Block Locking State Transitions upon F-WP Transition 12
6. Status Register Definition
7. Memory Map for Flash Memory
8. Absolute Maximum Ratings
9. Recommended DC Operating Conditions
10. Pin Capacitance
11. DC Electrical Characteristics
12. AC Electrical Characteristics for Flash Memory 20 12.1 AC Test Conditions 20 12.2 Read Cycle 20 12.3 Write Cycle (F-WE / F-CE Controlled) 21 12.4 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance 22 12.5 Flash Memory AC Characteristics Timing Chart 23 12.6 Reset Operations 26 13. AC Electrical Characteristics for SRAM 27 13.1 AC Test Conditions 27
13.2 Read Cycle 27 13.3 Write Cycle 28 13.4 SRAM AC Characteristics Timing Chart 29
14. Data Retention Characteristics for SRAM
15. Notes
16. Flash Memory Data Protection
17. Design Considerations
18. Related Document Information 36



1. Description

The LRS1393A is a combination memory organized as 4,194,304 x16 bit flash memory and 524,288 x16 bit static RAM in one package.

Features

- Power supply
 Operating temperature
 2.7V to 3.3V
 -25°C to +85°C
- Not designed or rated as radiation hardened
- 72pin CSP (LCSP072-P-0811) plastic package
- Flash memory has P-type bulk silicon, and SRAM has P-type bulk silicon

Flash Memory

- Access Time •••• 70 ns (Max.)
- Power supply current (The current for F-V_{CC} pin and F-V_{PP} pin)

Reset Power-Down $\bullet \bullet \bullet \bullet \bullet \bullet = 25 \,\mu\text{A} \quad \text{(Max. F-}\overline{\text{RST}} = \text{GND} \pm 0.2\text{V},$

 $I_{OUT} (F-RY/\overline{BY}) = 0mA)$

- Optimized Array Blocking Architecture

Eight 4K-word Parameter Blocks

One-hundred and twenty-seven 32K-word Main Blocks

Bottom Parameter Location

- Extended Cycling Capability

100,000 Block Erase Cycles $(F-V_{PP} = 1.65V \text{ to } 3.3V)$

1,000 Block Erase Cycles and total 80 hours (F- $V_{PP} = 11.7V$ to 12.3V)

- Enhanced Automated Suspend Options

Word Write Suspend to Read

Block Erase Suspend to Word Write

Block Erase Suspend to Read

- OTP Block
 - 4 Word + 4 Word Array

SRAM

- Access Time • • 70 ns (Max.)
- Power Supply current

Operating current • • • • 50 mA (Max. t_{RC} , $t_{WC} = Min.$)

• • • • 8 mA (Max. t_{RC} , $t_{WC} = 1 \mu s$, CMOS Input)

Standby current $\bullet \bullet \bullet \bullet \bullet 25 \,\mu\text{A}$ (Max.)

Data retention current $\bullet \bullet \bullet \bullet \qquad 25 \ \mu A \qquad (Max. \ S-V_{CC} = 3.0 V)$

2. Pin Configuration - INDEX (TOP View) 2 3 4 5 7 8 9 6 10 11 12 NC A NC **A**11 A15 GND NCNC DQ15 DQ14 DQ7 В F-RY/BY C DQ13 DQ6 DQ5 DQ4 F-A21 (F-RST) DQ12 D DQ11 T3 DQ10 DQ2 DQ3 Ε DQ9 $(S-\overline{UB})$ $S-\overline{OE}$ F NC DQ8 DQ0 DQ1 S-CE1 G A18 (F-A17 **A**7 **A**6 **A**3 A2 A_1 F-CE $F-\overline{OE}$ Η NCGND NCNC

Note) From T₁ to T₃ pins are needed to be open. Two NC pins at the corner are connected. Do not float any GND pins.

Pin	Description	Type
A ₀ to A ₁₆ , A ₁₈	Address Inputs (Common)	Input
F-A ₁₇ , F-A ₁₉ to F-A ₂₁	Address Inputs (Flash)	Input
S-A ₁₇	Address Input (SRAM)	Input
F-CE	Chip Enable Input (Flash)	Input
$S-\overline{CE}_1$, $S-CE_2$	Chip Enable Inputs (SRAM)	Input
F-WE	Write Enable Input (Flash)	Input
S-WE	Write Enable Input (SRAM)	Input
F- O E	Output Enable Input (Flash)	Input
S- OE	Output Enable Input (SRAM)	Input
S- LB	SRAM Byte Enable Input (DQ ₀ to DQ ₇)	Input
S-UB	SRAM Byte Enable Input (DQ ₈ to DQ ₁₅)	Input
F-RST	$\begin{aligned} & \text{Reset Power Down Input (Flash)} \\ & \text{Block erase and Write : V}_{IH} \\ & \text{Read : V}_{IH} \\ & \text{Reset Power Down : V}_{IL} \end{aligned}$	Input
F-WP	Write Protect Input (Flash) When $F-\overline{WP}$ is V_{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked-down. When $F-\overline{WP}$ is V_{IH} , lock-down is disabled.	Input
F-RY/BY	Ready/Busy Output (Flash) During an Erase or Write operation : V _{OL} Block Erase and Write Suspend : High-Z (High impedance)	Open Drain Output
DQ ₀ to DQ ₁₅	Data Inputs and Outputs (Common)	Input / Output
F-V _{CC}	Power Supply (Flash)	Power
S-V _{CC}	Power Supply (SRAM)	Power
F-V _{PP}	$\begin{aligned} & \text{Monitoring Power Supply Voltage (Flash)} \\ & \text{Block Erase and Write}: F-V_{PP} = V_{PPH1/2} \\ & \text{All Blocks Locked}: F-V_{PP} < V_{PPLK} \end{aligned}$	Input
GND	GND (Common)	Power
NC	Non Connection	-
T ₁ to T ₃	Test pins (Should be all open)	_

3. Truth Table

3.1 Bus Operation⁽¹⁾

г. 240 ор										<u>.</u>							
Flash	SRAM	Notes	F-CE	F-RST	F-OE	F-WE	S-CE ₁	S-CE ₂	S-OE	S-WE	S- LB	S-UB	DQ ₀ to DQ ₁₅				
Read		3,5			L			•					(7)				
Output Disable	Standby	5	L	Н	Н	Н	(8	8)	X	X	(3	8)	High-Z				
Write		2,3,4,5				L							D _{IN}				
	Read	5							L	Н		(9	9)				
Standby	Output	5	Н	H	X	X	L	Н	Н	Н	X	X	High-Z				
Stalldby	Disable	3	11	11	Λ	Λ	L	11	X	X	Н	Н	High-Z				
	Write	5							X	L		(9	9)				
	Read	5,6							L	Н		(9	9)				
Reset Power	Output	5,6	X	L	X	X	L	Н	Н	Н	X	X	High-Z				
Down	Disable	3,0	Λ	L	Λ	Λ	L	11	X	X	Н	Н	High-Z				
	Write	5,6							X	L		(9	9)				
Standby		5	Н	Н													
Reset Power Down	Standby	5,6	X	L	X	X	(8)	(8)	(8)	(8)	(8)	(8)	X	X	(3	8)	High-Z

Notes:

- 1. $L = V_{IL}$, $H = V_{IH}$, X = H or L, High-Z = High impedance. Refer to the DC Characteristics.
- 2. Command writes involving block erase, (page buffer) program or OTP program are reliably executed when $F-V_{PP} = V_{PPH1/2}$ and $F-V_{CC} = 2.7V$ to 3.3V.

Command writes involving full chip erase is reliably executed when $F-V_{PP} = V_{PPH1}$ and $F-V_{CC} = 2.7V$ to 3.3V. Block erase, full chip erase, (page buffer) program or OTP program with $F-V_{PP} < V_{PPH1/2}$ (Min.) produce spurious results and should not be attempted.

- 3. Never hold $F-\overline{OE}$ low and $F-\overline{WE}$ low at the same timing.
- 4. Refer Section 5. Command Definitions for Flash Memory valid $D_{\mbox{\footnotesize{IN}}}$ during a write operation.
- 5. F- $\overline{\text{WP}}$ set to V_{IL} or V_{IH} .
- 6. Electricity consumption of Flash Memory is lowest when $F-\overline{RST} = GND \pm 0.2V$.

7. Flash Read Mode

Mode	Address	DQ ₀ to DQ ₁₅		
Read Array	X	D_{OUT}		
Read Identifier Codes/OTP	See 5.2	See 5.2		
Read Query	Refer to the Appendix	Refer to the Appendix		

8. SRAM Standby Mode

$S-\overline{CE}_1$	S-CE ₂	S- LB	S-UB
Н	X	X	X
X	L	X	X
X	X	Н	Н

9. S-UB, S-LB Control Mode

5.5 CE, 5 EE COMPONING								
S-LB	S-UB	DQ ₀ to DQ ₇	DQ ₈ to DQ ₁₅					
L	L	D_{OUT}/D_{IN}	D _{OUT} /D _{IN}					
L	Н	D_{OUT}/D_{IN}	High-Z					
Н	L	High-Z	D _{OUT} /D _{IN}					

3.2 Simultaneous Operation Modes Allowed with Four Planes^(1, 2)


	THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:										
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Full Chip Erase	Program Suspend	
Read Array	X	X	X	X	X	X		X		X	X
Read ID/OTP	X	X	X	X	X	X		X		X	X
Read Status	X	X	X	X	X	X	X	X	X	X	X
Read Query	X	X	X	X	X	X		X		X	X
Word Program	X	X	X	X							X
Page Buffer Program	X	X	X	X							X
OTP Program			X								
Block Erase	X	X	X	X							
Full Chip Erase			X								
Program Suspend	X	X	X	X							X
Block Erase Suspend	X	X	X	X	X	X				X	

Notes:

- 1. "X" denotes the operation available.
- 2. Configurative Partition Dual Work Restrictions:

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing.

Commands must be written to an address within the block targeted by that command.



5. Command Definitions for Flash Memory⁽¹¹⁾

5.1 Command Definitions

	Bus		F	irst Bus Cyc	le	Second Bus Cycle		
Command	Cycles Req'd	Notes	Oper ⁽¹⁾	Address ⁽²⁾	Data ⁽³⁾	Oper ⁽¹⁾	Address ⁽²⁾	Data ⁽³⁾
Read Array	1	2	Write	PA	FFH			
Read Identifier Codes/OTP	≥ 2	2,3,4	Write	PA	90H	Read	IA or OA	ID or OD
Read Query	≥ 2	2,3,4	Write	PA	98H	Read	QA	QD
Read Status Register	2	2,3	Write	PA	70H	Read	PA	SRD
Clear Status Register	1	2	Write	PA	50H			
Block Erase	2	2,3,5	Write	BA	20H	Write	BA	D0H
Full Chip Erase	2	2,5,9	Write	X	30H	Write	X	D0H
Program	2	2,3,5,6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥ 4	2,3,5,7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	2,8,9	Write	PA	В0Н			
Block Erase and (Page Buffer) Program Resume	1	2,8,9	Write	PA	D0H			
Set Block Lock Bit	2	2	Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	2,10	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2	2	Write	BA	60H	Write	BA	2FH
OTP Program	2	2,3,9	Write	OA	С0Н	Write	OA	OD
Set Partition Configuration Register	2	2,3	Write	PCRC	60H	Write	PCRC	04H

- 1. Bus operations are defined in 3.1 Bus Operation.
- 2. The address which is written at the first bus cycle should be the same as the address which is written at the second bus cycle.
 - X=Any valid address within the device.
 - PA=Address within the selected partition.
 - IA=Identifier codes address (See 5.2 Identifier Codes and OTP Address for Read Operation).
 - QA=Query codes address. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.
 - BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.
 - WA=Address of memory location for the Program command or the first address for the Page Buffer Program command.
 - OA=Address of OTP block to be read or programmed (See 5.3 OTP Block Address Map).
 - PCRC=Partition configuration register code presented on the address A₀-A₁₅.
- 3. ID=Data read from identifier codes (See 5.2 Identifier Codes and OTP Address for Read Operation).
 - QD=Data read from query database. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details. SRD=Data read from status register. See 6. Status Register Definition for a description of the status register bits.
 - WD=Data to be programmed at location WA. Data is latched on the rising edge of $F-\overline{WE}$ or $F-\overline{CE}$ (whichever goes high first).
 - OD=Data to be programmed at location OA. Data is latched on the rising edge of F-WE or F-CE (whichever goes high first). N-1=N is the number of the words to be loaded into a page buffer.
- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See 5.2 Identifier Codes and OTP Address for Read Operation).
 - The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when F-RST is V_{IH}.



- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, inputs the program sequential address and write data of "N" times. Finally, input the any valid address within the target partition to be programmed and the confirm command (D0H). Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.
- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when $F-\overline{WP}$ is V_{IL} . When $F-\overline{WP}$ is V_{IH} , lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

5.2 Identifier Codes and OTP Address for Read Operation

	Code	Address [A ₁₅ -A ₀] ⁽⁴⁾	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	0000Н	00B0H	
Device Code	64M Bottom Parameter Device Code	0001H	00B1H	1
	Block is Unlocked		$DQ_0 = 0$	2
	Block is Locked	Block	$DQ_0 = 1$	2
Block Lock Configuration Code	Block is not Locked-Down	Address + 2	$DQ_1 = 0$	2
	Block is Locked-Down		$DQ_1 = 1$	2
Device Configuration Code	Partition Configuration Register	0006Н	PCRC	3
OTP	OTP Lock	0080Н	OTP-LK	5
OIF	OTP	0081-0088H	OTP	6

Notes:

- 1. Bottom parameter device has its parameter blocks in the plane 0 (The lowest address).
- 2. DQ_{15} - DQ_2 is reserved for future implementation.
- 3. PCRC=Partition Configuration Register Code.
- 4. The address A_{21} - A_{16} are shown in below table for reading the manufacturer, device, lock configuration, device configuration code and OTP data.

The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).


See Partition Configuration Register Definition (P.15) for the partition configuration register.

- 5. OTP-LK=OTP Block Lock configuration.
- 6. OTP=OTP Block data.

Identifier Codes and OTP Address for Read Operation on Partition Configuration (64M-bit device)

Partit	ion Configuration Re	gister	Address (64M-bit device)
PCR.10	PCR.9	PCR.8	[A ₂₁ -A ₁₆]
0	0	0	00H
0	0	1	00H or 10H
0	1	0	00H or 20H
1	0	0	00H or 30H
0	1	1	00H or 10H or 20H
1	1	0	00H or 20H or 30H
1	0	1	00H or 10H or 30H
1	1	1	00H or 10H or 20H or 30H

5.3 OTP Block Address Map



OTP Block Address Map for OTP Program (The area outside 80H - 88H cannot be used.)

5.4 Functions of Block Lock⁽¹⁾ and Block Lock-Down

		(2)			
State	F-WP	DQ ₁ ⁽²⁾	$DQ_0^{(2)}$	State Name	Erase/Program Allowed (3)
[000]	0	0	0	Unlocked	Yes
[001] ⁽⁴⁾	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] ⁽⁴⁾	1	0	1	Locked	No
[110] ⁽⁵⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

- 1. OTP (One Time Program) block has the lock function which is different from those described above.
- 2. $DQ_0 = 1$: a block is locked; $DQ_0 = 0$: a block is unlocked. $DQ_1 = 1$: a block is locked-down; $DQ_1 = 0$: a block is not locked-down.
- 3. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.
- 4. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (F- $\overline{\text{WP}} = 0$) or [101] (F- $\overline{\text{WP}} = 1$), regardless of the states before power-off or reset operation.
- 5. When F- $\overline{\text{WP}}$ is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

5.5 Block Locking State Transitions upon Command Write⁽⁴⁾

Current State				Result after Lock Command Written (Next State)			
State	F-WP	DQ_1	DQ_0	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾	
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾	
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]	
[011]	0	1	1	No Change	No Change	No Change	
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾	
[101]	1	0	1	No Change	[100]	[111]	
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾	
[111]	1	1	1	No Change	[110]	No Change	

Notes:

- "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
- 2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0 = 0$), the corresponding block is locked-down and automatically locked at the same time.
- 3. "No Change" means that the state remains unchanged after the command written.
- 4. In this state transitions table, assumes that $F-\overline{WP}$ is not changed and fixed V_{IL} or V_{IH} .

5.6 Block Locking State Transitions upon F-WP Transition⁽⁴⁾

D : C()	Current State				Result after F-WP Transition (Next State)		
Previous State	State	F-WP	DQ_1	DQ_0	$F-\overline{WP}=0{\rightarrow}1^{(1)}$	$F-\overline{WP} = 1 \rightarrow 0^{(1)}$	
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
$[110]^{(2)}$	[011]	0	1	1	[110]	-	
Other than [110] ⁽²⁾	[011]	0	1	1	[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] ⁽³⁾	
-	[111]	1	1	1	-	[011]	

- 1. "F- $\overline{WP} = 0 \rightarrow 1$ " means that F- \overline{WP} is driven to V_{IH} and "F- $\overline{WP} = 1 \rightarrow 0$ " means that F- \overline{WP} is driven to V_{IL} .
- 2. State transition from the current state [011] to the next state depends on the previous state.
- 3. When F- $\overline{\text{WP}}$ is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.
- 4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

6. Status Register Definition

Status Register Definition

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPOPS	VPPS	PBPSS	DPS	R
7	6	5	4	3	2	1	0

SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

SR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES)

1 = Error in Block Erase or Full Chip Erase

0 = Successful Block Erase or Full Chip Erase

SR.4 = (PAGE BUFFER) PROGRAM AND OTP PROGRAM STATUS (PBPOPS)

1 = Error in (Page Buffer) Program or OTP Program

0 = Successful (Page Buffer) Program or OTP Program

$SR.3 = F-V_{PP} STATUS (VPPS)$

 $1 = F-V_{PP}$ LOW Detect, Operation Abort

 $0 = F - V_{pp} OK$

SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS)

1 = (Page Buffer) Program Suspended

0 = (Page Buffer) Program in Progress/Completed

SR.1 = DEVICE PROTECT STATUS (DPS)

1 = Erase or Program Attempted on a Locked Block, Operation Abort

0 = Unlocked

SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

Status Register indicates the status of the partition, not WSM (Write State Machine). Even if the SR.7 is "1", the WSM may be occupied by the other partition when the device is set to 2, 3 or 4 partitions configuration.

Check SR.7 or $F-RY/\overline{BY}$ to determine block erase, full chip erase, (page buffer) program or OTP program completion. SR.6 - SR.1 are invalid while SR.7= "0".

If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, page buffer program, set/clear block lock bit, set block lock-down bit or set partition configuration register attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of F-V_{PP} level. The WSM interrogates and indicates the F-V_{PP} level only after Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program command sequences. SR.3 is not guaranteed to report accurate feedback when F-V_{PP}≠V_{PPH1/2} or V_{PPLK}.

SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes/OTP command indicates block lock bit status.

SR.15 - SR.8 and SR.0 are reserved for future use and should be masked out when polling the status register.

		E	xtended Status I	Register Definiti	on		
R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

XSR.7 = STATE MACHINE STATUS (SMS)

1 = Page Buffer Program available

0 = Page Buffer Program not available

XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.

XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.

Partition Configuration Register Definition								
R	R	R	R	R	PC2	PC1	PC0	
15	14	13	12	11	10	9	8	
R	R	R	R	R	R	R	R	
7	6	5	4	3	2	1	0	

PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R)

PCR.10-8 = PARTITION CONFIGURATION (PC2-0)

- 000 = No partitioning. Dual Work is not allowed.
- 001 = Plane 1-3 are merged into one partition. (default in a bottom parameter device)
- 010 = Plane 0-1 and Plane2-3 are merged into one partition respectively.
- 100 = Plane 0-2 are merged into one partition. (default in a top parameter device)
- 011 = Plane 2-3 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.
- 110 = Plane 0-1 are merged into one partition. There are three partitions in this configuration. Dual work See the table below for more details. operation is available between any two partitions.
- 101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.

111 = There are four partitions in this configuration. Each plane corresponds to each partition respectively. Dual work operation is available between any two partitions.

PCR.7-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

After power-up or device reset, PCR10-8 (PC2-0) is set to "001" in a bottom parameter device and "100" in a top parameter device.

PCR.15-11 and PCR.7-0 are reserved for future use and should be masked out when polling the partition configuration register.

Partition Configuration

PC2 PC1 PC0	PARTITIONING FOR DUAL WORK	PC2 PC1 PC0 PARTITIONING FOR DUAL WORK
0 0 0	PLANE3 PLANE1 PLANE1 PLANE0	PARTITION2 PARTITION PARTITION 0 1 1 ENAME BLANE PARTITION2 PARTITION PARTITION BLANE PARTITION2 PARTITION PARTITION PARTITION BLANE PARTITION2 PARTITION PARTITION PARTITION PARTITION PARTITION PARTITION PARTITION PARTITION PARTITION PARTITION PARTIT
0 0 1	0/OITITRAG DIVITITANG BLANE3 BLANE1 BLANE3 BLAN	PARTITION2 PARTITION1 PARTITION0 1 1 0
0 1 0	0/OITITRAG I/OITITRAG	PARTITION2 PARTITION1 PARTITION0 1 0 1 FANE PARTITION2 PARTITION1 PARTITION0 BLANE PARTITION2 PARTITION1 PARTITION0 BLANE PARTITION2 PARTITION1 PARTITION0 BLANE PARTITION2 PARTITION1 PARTITION0 PARTITION3 PARTITION3 PARTITION1 PARTITION0 PARTITION3 PARTITION3 PARTITION3 PARTITION0 PARTITION3 PARTITI
1 0 0	DITITION 1 PARTITION 1 PARTITI	PARTITION3 PARTITION2 PARTITION PARTITION 1 1 1 BLANE BLAN

16

7. Memory Map for Flash Memory

SHARP

Bottom Parameter

BLOCK NUMBER ADDRESS RANGE

	134	32K-WORD	3F8000H - 3FFFFFH
	133	32K-WORD	3F0000H - 3F7FFFH
	132	32K-WORD	3E8000H - 3EFFFFH
	131	32K-WORD	3E0000H - 3E7FFFH
	130	32K-WORD	3D8000H - 3DFFFFH
	129	32K-WORD	3D0000H - 3D7FFFH
	128	32K-WORD	3C8000H - 3CFFFFH
	127	32K-WORD	3C0000H - 3C7FFFH
<u></u>	126	32K-WORD	3B8000H - 3BFFFFH
lÿ.	125	32K-WORD	3B0000H - 3B7FFFH
7	124	32K-WORD	3A8000H - 3AFFFFH
Ľ	123	32K-WORD	3A0000H - 3A7FFFH
Ь	122	32K-WORD	398000H - 39FFFFH
\mathbf{Z}	121	32K-WORD	390000H - 397FFFH
PLANE3 (UNIFORM PLANE)	120	32K-WORD	388000H - 38FFFFH
	119	32K-WORD	380000H - 387FFFH
	118	32K-WORD	378000H - 37FFFFH
	117	32K-WORD	370000H - 377FFFH
Γ	116	32K-WORD	368000H - 36FFFFH
3	115	32K-WORD	360000H - 367FFFH
国	114	32K-WORD	358000H - 35FFFFH
#	113	32K-WORD	350000H - 357FFFH
Ľ	112	32K-WORD	348000H - 34FFFFH
Ы	111	32K-WORD	340000H - 347FFFH
	110	32K-WORD	338000H - 33FFFFH
	109	32K-WORD	330000H - 337FFFH
	108	32K-WORD	328000H - 32FFFFH
	107	32K-WORD	320000H - 327FFFH
	106	32K-WORD	318000H - 31FFFFH
	105	32K-WORD	310000H - 317FFFH
	104	32K-WORD	308000H - 30FFFFH
	103	32K-WORD	300000H - 307FFFH

			_
	102	32K-WORD	72F8000H - 2FFFFFH
	102	32K-WORD	2F0000H - 2F7FFFH
	100	32K-WORD	2E8000H - 2EFFFFH
	99	32K-WORD	2E0000H - 2E7FFFH
	98	32K-WORD	2D8000H - 2DFFFFH
	97	32K-WORD	2D0000H - 2D7FFFH
	96	32K-WORD	2C8000H - 2CFFFFH
	95	32K-WORD	2C0000H - 2C7FFFH
	94	32K-WORD	2B8000H - 2BFFFFH
lΩ	93	32K-WORD	2B0000H - 2B7FFFH
z	92	32K-WORD	2A8000H - 2AFFFFH
∢	91	32K-WORD	2A0000H - 2A7FFFH
딥	90	32K-WORD	298000H - 29FFFFH
PLANE2 (UNIFORM PLANE	89	32K-WORD	290000H - 297FFFH
	88	32K-WORD	288000H - 28FFFFH
	87	32K-WORD	280000H - 287FFFH
ĮΞ,	86	32K-WORD	278000H - 27FFFFH
ΙZ	85	32K-WORD	270000H - 277FFFH
 5	84	32K-WORD	268000H - 26FFFFH
$1 \simeq 1$	83	32K-WORD	260000H - 267FFFH
邑	82	32K-WORD	258000H - 25FFFFH
	81	32K-WORD	250000H - 257FFFH
⋖	80	32K-WORD	248000H - 24FFFFH
딥	79	32K-WORD	240000H - 247FFFH
	78	32K-WORD	238000H - 23FFFFH
	77	32K-WORD	230000H - 237FFFH
	76	32K-WORD	228000H - 22FFFFH
	75	32K-WORD	220000H - 227FFFH
	74	32K-WORD	218000H - 21FFFFH
	73	32K-WORD	210000H - 217FFFH
	72	32K-WORD	208000H - 20FFFFH
	71	32K-WORD	200000H - 207FFFH

BLOCK NUMBER ADDRESS RANGE

	70	32K-WORD	1F8000H - 1FFFFFH
	69	32K-WORD	1F0000H - 1F7FFFH
	68	32K-WORD	1E8000H - 1EFFFFH
	67	32K-WORD	1E0000H - 1E7FFFH
	66	32K-WORD	1D8000H - 1DFFFFH
	65	32K-WORD	1D0000H - 1D7FFFH
	64	32K-WORD	1C8000H - 1CFFFFH
	63	32K-WORD	1C0000H - 1C7FFFH
\mathbb{E}	62	32K-WORD	1B8000H - 1BFFFFH
12	61	32K-WORD	1B0000H - 1B7FFFH
A	60	32K-WORD	1A8000H - 1AFFFFH
ΙŻ	59	32K-WORD	1A0000H - 1A7FFFH
II	58	32K-WORD	198000H - 19FFFFH
13	57	32K-WORD	190000H - 197FFFH
PLANE1 (UNIFORM PLANE)	56	32K-WORD	188000H - 18FFFFH
1E	55	32K-WORD	180000H - 187FFFH
ΙĦ	54	32K-WORD	178000H - 17FFFFH
15	53	32K-WORD	170000H - 177FFFH
	52	32K-WORD	168000H - 16FFFFH
Ε.	51	32K-WORD	160000H - 167FFFH
15	50	32K-WORD	158000H - 15FFFFH
Æ	49	32K-WORD	150000H - 157FFFH
Ţ	48	32K-WORD	148000H - 14FFFFH
14	47	32K-WORD	140000H - 147FFFH
	46	32K-WORD	138000H - 13FFFFH
	45	32K-WORD	130000H - 137FFFH
	44	32K-WORD	128000H - 12FFFFH
	43	32K-WORD	120000H - 127FFFH
	42	32K-WORD	118000H - 11FFFFH
	41	32K-WORD	110000H - 117FFFH
	40	32K-WORD	108000H - 10FFFFH
	39	32K-WORD	100000H - 107FFFH

			•
	38	32K-WORD	0F8000H - 0FFFFFH
	37	32K-WORD	0F0000H - 0F7FFFH
1 [36	32K-WORD	0E8000H - 0EFFFFH
	35	32K-WORD	0E0000H - 0E7FFFH
	34	32K-WORD	0D8000H - 0DFFFFH
	33	32K-WORD	0D00000H - 0D7FFFH
	32	32K-WORD	0С8000Н - 0СFFFFH
	31	32K-WORD	0С0000H - 0С7FFFH
	30	32K-WORD	0B8000H - 0BFFFFH
	29	32K-WORD	0B0000H - 0B7FFFH
احا	28	32K-WORD	0A8000H - 0AFFFFH
PLANEO (PARAMETER PLANE	27	32K-WORD	0A0000H - 0A7FFFH
[7]	26	32K-WORD	098000H - 09FFFFH
اتا	25	32K-WORD	090000H - 097FFFH
	24	32K-WORD	088000H - 08FFFFH
lχl	23	32K-WORD	080000H - 087FFFH
胆	22	32K-WORD	078000H - 07FFFFH
	21	32K-WORD	070000H - 077FFFH
ΙΣL	20	32K-WORD	068000H - 06FFFFH
ΙZΙ	19	32K-WORD	060000H - 067FFFH
	18	32K-WORD	058000H - 05FFFFH
I∡L	17	32K-WORD	050000H - 057FFFH
E [16	32K-WORD	048000H - 04FFFFH
181	15	32K-WORD	040000H - 047FFFH
∣⊭∣	14	32K-WORD	038000H - 03FFFFH
171	13	32K-WORD	030000H - 037FFFH
] ۲۱	12	32K-WORD	028000H - 02FFFFH
<u>ا</u> م	11	32K-WORD	020000H - 027FFFH
	10	32K-WORD	018000H - 01FFFFH
	9	32K-WORD	010000H - 017FFFH
	8	32K-WORD	008000H - 00FFFFH
	7	4K-WORD	007000H - 007FFFH
[6	4K-WORD	006000H - 006FFFH
	5	4K-WORD	005000H - 005FFFH
[4	4K-WORD	004000H - 004FFFH
[3	4K-WORD	003000H - 003FFFH
	2	4K-WORD	002000H - 002FFFH
1 [1	4K-WORD	001000H - 001FFFН
	0	4K-WORD	000000H - 000FFFH

8. Absolute Maximum Ratings

Symbol	Parameter	Notes	Ratings	Unit
V_{CC}	Supply voltage	1,2	-0.2 to +3.9	V
V _{IN}	Input voltage	1,2,3,4	-0.2 to V _{CC} +0.3	V
T _A	Operating temperature		-25 to +85	°C
T_{STG}	Storage temperature		-55 to +125	°C
F-V _{PP}	F-V _{PP} voltage	1,3,5	-0.2 to +12.6	V

Notes:

- 1. The maximum applicable voltage on any pins with respect to GND.
- 2. Except F-V_{PP}.
- 3. -2.0V undershoot and V_{CC} +2.0V overshoot are allowed when the pulse width is less than 20 nsec.
- 4. V_{IN} should not be over V_{CC} +0.3V.
- 5. Applying $12V \pm 0.3V$ to F-V_{PP} during erase/write can only be done for a maximum of 1000 cycles on each block. F-V_{PP} may be connected to $12V \pm 0.3V$ for total of 80 hours maximum. $\pm 12.6V$ overshoot is allowed when the pulse width is less than 20 nsec.

9. Recommended DC Operating Conditions

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit
V_{CC}	Supply Voltage	2	2.7	3.0	3.3	V
V _{PP}	F-V _{PP} Voltage (Write Operation)		1.65		3.3	V
	F-V _{PP} Voltage (Read Operation)		0		3.3	V
V _{IH}	Input Voltage	1	2.2		Vcc +0.2	V
V _{IL}	Input Voltage		-0.2		0.6	V

Notes:

- 1. V_{CC} is the lower of F-V_{CC} or S-V_{CC}.
- 2. V_{CC} includes both F-V_{CC} and S-V_{CC}.

10. Pin Capacitance⁽¹⁾

 $(T_A = 25^{\circ}C, f = 1MHz)$

Symbol	Parameter	Notes	Min.	Typ.	Max.	Unit	Condition
C_{IN}	Input capacitance				15	pF	$V_{IN} = 0V$
$C_{I/O}$	I/O capacitance				20	pF	$V_{I/O} = 0V$

Note:

1. Sampled but not 100% tested.



11. DC Electrical Characteristics⁽¹⁾

DC Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.3V)$

Symbol	Parar	neter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I_{LI}	Input Leakage Curi	rent				±2	μΑ	$V_{IN} = V_{CC}$ or GND
I_{LO}	Output Leakage Cu	ırrent				±2	μΑ	$V_{OUT} = V_{CC}$ or GND
I_{CCS}	F-V _{CC} Standby Cu	rrent	2,9		4	20	μA	$F-V_{CC} = F-V_{CC} \text{ Max.,}$ $F-\overline{CE} = F-\overline{RST} = F-V_{CC} \pm 0.2V,$ $F-\overline{WP} = F-V_{CC} \text{ or GND}$
I _{CCAS}	F-V _{CC} Automatic Current	Power Savings	2,5		4	20	μA	$F-V_{CC} = F-V_{CC} \text{ Max.,}$ $F-\overline{CE} = GND \pm 0.2V,$ $F-\overline{WP} = F-V_{CC} \text{ or GND}$
I_{CCD}	F-V _{CC} Reset Powe	r-Down Current	2		4	20	μΑ	$F-\overline{RST} = GND \pm 0.2V$ $I_{OUT} (F-RY/\overline{BY}) = 0mA$
I_{CCR}	Average F-V _{CC} Read Current Normal Mode		2,8		15	25	mA	$F-V_{CC} = F-V_{CC} Max.,$ $F-\overline{CE} = V_{IL}, F-\overline{OE} = V_{IH}, f = 5MHz$
¹ CCR	Average F-V _{CC} Read Current Page Mode	8 Word Read	2,8		5	10	mA	I _{OUT} = 0mA
I_{CCW}	F-V _{CC} (Page Buffer) Program Current		2,6,8		20	60	mA	$F-V_{PP} = V_{PPH1}$
1CCW	1 - VCC (1 age Dune	i) i iogiam curient	2,6,8		10	20	mA	$F-V_{PP} = V_{PPH2}$
Lagr	F-V _{CC} Block Erase	e, Full Chip	2,6,8		10	30	mA	$F-V_{PP} = V_{PPH1}$
I_{CCE}	Erase Current		2,6,8		10	30	mA	$F-V_{PP} = V_{PPH2}$
$I_{CCWS} \\ I_{CCES}$	F-V _{CC} (Page Buffe Block Erase Susper		2,3,8		10	200	μΑ	$F-\overline{CE} = V_{IH}$
$I_{PPS} \\ I_{PPR}$	F-V _{PP} Standby or I	Read Current	2,7,8		2	5	μА	$F-V_{PP} \le F-V_{CC}$
I_{PPW}	F-V _{PP} (Page Buffer	r) Program Current	2,6,7,8		2	5	μΑ	$F-V_{PP} = V_{PPH1}$
1PPW	1 - v pp (1 age Dulle)	1) I logiani Current	2,6,7,8		10	30	mA	$F-V_{PP} = V_{PPH2}$
I_{PPE}	F-V _{PP} Block Erase	, Full Chip	2,6,7,8		2	5	μA	$F-V_{PP} = V_{PPH1}$
тррЕ	Erase Current		2,6,7,8		5	15	mA	$F-V_{PP} = V_{PPH2}$
I _{PPWS}	F-V _{PP} (Page Buffer	r) Program	2,7,8		2	5	μΑ	$F-V_{PP} = V_{PPH1}$
-PPWS	Suspend Current		2,7,8		10	200	μΑ	$F-V_{PP} = V_{PPH2}$
I _{PPES}	F-V _{PP} Block Erase	Suspend Current	2,7,8		2	5	μΑ	$F-V_{PP} = V_{PPH1}$
-PPES	1 vpp Block Blase	Suspena Current	2,7,8		10	200	μA	$F-V_{PP} = V_{PPH2}$

DC Electrical Characteristics (Continue)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.3V)$

Symbol	Parameter	Notes	Min.	Typ.(1)	Max.	Unit	Conditions
I _{SB}	S-V _{CC} Standby Current			2	25	μΑ	$S-\overline{CE}_1$, $S-CE_2 \ge S-V_{CC} - 0.2V$ or $S-CE_2 \le 0.2V$
I_{SB1}	S-V _{CC} Standby Current				3	mA	$S-CE_2 = V_{IL}$
I _{CC1}	S-V _{CC} Operation Current				50	mA	$\begin{split} &S\text{-}\overline{CE}_1 = V_{IL},\\ &S\text{-}CE_2 = V_{IH},\\ &V_{IN} = V_{IL} \text{ or } V_{IH} \end{split} \qquad \begin{aligned} &t_{CYCLE} = Min.\\ &I_{I/O} = 0mA \end{aligned}$
I _{CC2}	S-V _{CC} Operation Current				8	mA	$ \begin{aligned} & S \text{-} \overline{CE}_1 \leq \ 0.2V, \\ & S \text{-} CE_2 \geq S \text{-} V_{CC} \text{-} 0.2V, \\ & V_{IN} \geq S \text{-} V_{CC} \text{-} 0.2V \\ & \text{or} \leq 0.2V \end{aligned} \begin{aligned} & t_{CYCLE} = 1 \mu s \\ & I_{I/O} = 0 mA \end{aligned} $
$V_{\rm IL}$	Input Low Voltage	6	-0.2		0.6	V	
V_{IH}	Input High Voltage	6	2.2		VCC +0.2	V	
V _{OL}	Output Low Voltage	6,9			0.4	V	$I_{OL} = 0.5 \text{mA}$
V_{OH}	Output High Voltage	6	2.4			V	$I_{OH} = -0.5 \text{mA}$
V _{PPLK}	F-V _{PP} Lockout during Normal Operations	4,6,7			0.4	V	
V _{PPH1}	F-V _{PP} during Block Erase, Full Chip Erase,(PageBuffer) Program or OTP Program Operations	7	1.65	3	3.3	V	
V _{PPH2}	F-V _{PP} during Block Erase, (PageBuffer) Program or OTP Program Operations	7	11.7	12	12.3	V	
V_{LKO}	F-V _{CC} Lockout Voltage		1.5			V	

- 1. V_{CC} includes both F- V_{CC} and S- V_{CC} .
- 2. All currents are in RMS unless otherwise noted. Typical values are the reference values at $V_{CC} = 3.0V$ and $T_A = +25$ °C unless V_{CC} is specified.
- 3. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program while in block erase suspend mode, the device's current draw is the sum of I_{CCWS} or I_{CCES} and I_{CCR} or I_{CCW} , respectively.
- 4. Block erase, full chip erase, (page buffer) program and OTP program are inhibited when F-V_{PP} \leq V_{PPLK}, and not guaranteed in the range between V_{PPLK} (max.) and V_{PPH1} (min.) , between V_{PPH1} (max.) and V_{PPH2} (min.) and above V_{PPH2} (max.).
- 5. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVOV}) provide new data when addresses are changed.
- 6. Sampled, not 100% tested.
- 7. F-V_{PP} is not used for power supply pin. With F-V_{PP} ≤ V_{PPLK}, block erase, full chip erase, (page buffer) program and OTP program cannot be executed and should not be attempted.
 - Applying $12V \pm 0.3V$ to F-V_{PP} provides fast erasing or fast programming mode. In this mode, F-V_{PP} is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.
 - Applying $12V \pm 0.3V$ to F-V_{PP} during erase/program can only be done for a maximum of 1000 cycles on each block. F-V_{PP} may be connected to $12V \pm 0.3V$ for a total of 80 hours maximum.
- 8. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.
- 9. Includes F-RY/BY.

12. AC Electrical Characteristics for Flash Memory

12.1 AC Test Conditions

Input pulse level	0 V to 2.7 V
Input rise and fall time	5 ns
Input and Output timing Ref. level	1.35 V
Output load	$1TTL + C_L (50pF)$

12.2 Read Cycle

 $(T_A = -25$ °C to +85°C, F- $V_{CC} = 2.7$ V to 3.3V)

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		70		ns
t _{AVQV}	Address to Output Delay			70	ns
$t_{\rm ELQV}$	F-CE to Output Delay	2		70	ns
t _{APA}	Page Address Access Time			35	ns
$t_{ m GLQV}$	F-OE to Output Delay	2		20	ns
t _{PHQV}	F-RST High to Output Delay			150	ns
t_{EHQZ}, t_{GHQZ}	F-\overline{CE} or F-\overline{OE} to Output in High-Z, Whichever Occurs First	1		20	ns
t_{ELQX}	F-\overline{CE} to Output in Low-Z	1	0		ns
t_{GLQX}	F-OE to Output in Low-Z	1	0		ns
t _{OH}	Output Hold from First Occurring Address, F-\overline{CE} or F-\overline{OE} change	1	0		ns

- 1. Sampled, not 100% tested.
- 2. F- \overline{OE} may be delayed up to $t_{ELQV}-t_{GLQV}$ after the falling edge of F- \overline{CE} without impact to t_{ELQV} .

12.3 Write Cycle (F-WE / F-CE Controlled)(1,2)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.3V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{AVAV}	Write Cycle Time		70		ns
$t_{PHWL} (t_{PHEL})$	F-RST High Recovery to F-WE (F-CE) Going Low	3	150		ns
$t_{\rm ELWL} (t_{\rm WLEL})$	\overline{F} - \overline{CE} (\overline{F} - \overline{WE}) Setup to \overline{F} - \overline{WE} (\overline{F} - \overline{CE}) Going Low	4	0		ns
$t_{WLWH} (t_{ELEH})$	F-WE (F-CE) Pulse Width	4	50		ns
$t_{DVWH} (t_{DVEH})$	Data Setup to F-WE (F-CE) Going High	8	40		ns
$t_{AVWH} (t_{AVEH})$	Address Setup to F-WE (F-CE) Going High	8	50		ns
t _{WHEH} (t _{EHWH})	F-CE (F-WE) Hold from F-WE (F-CE) High		0		ns
$t_{WHDX} (t_{EHDX})$	Data Hold from F-WE (F-CE) High		0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from F-WE (F-CE) High		0		ns
t _{WHWL} (t _{EHEL})	F-WE (F-CE) Pulse Width High	5	20		ns
t _{SHWH} (t _{SHEH})	F-WP High Setup to F-WE (F-CE) Going High	3	0		ns
$t_{VVWH} (t_{VVEH})$	F-V _{PP} Setup to F-WE (F-CE) Going High	3	200		ns
$t_{WHGL} (t_{EHGL})$	Write Recovery before Read		30		ns
t _{QVSL}	F-WP High Hold from Valid SRD, F-RY/BY High-Z	3, 6	0		ns
t _{QVVL}	F-V _{PP} Hold from Valid SRD, F-RY/BY High-Z	3, 6	0		ns
t _{WHR0} (t _{EHR0})	F-WE (F-CE) High to SR.7 Going "0"	3, 7		t _{AVQV} +50	ns
$t_{WHRL} (t_{EHRL})$	F-WE (F-CE) High to F-RY/BY Going Low	3		100	ns

- 1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. See the AC Characteristics for read cycle.
- 2. A write operation can be initiated and terminated with either F- $\overline{\text{CE}}$ or F- $\overline{\text{WE}}$.
- 3. Sampled, not 100% tested.
- 4. Write pulse width (t_{WP}) is defined from the falling edge of F-\overline{\text{TE}} or F-\overline{\text{WE}} (whichever goes low last) to the rising edge of F-\overline{\text{CE}} or F-\overline{\text{WE}} (whichever goes high first). Hence, t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLWH}=t_{ELEH}=t_{ELWH}.
- 5. Write pulse width high (t_{WPH}) is defined from the rising edge of F- $\overline{\text{CE}}$ or F- $\overline{\text{WE}}$ (whichever goes high first) to the falling edge of F- $\overline{\text{CE}}$ or F- $\overline{\text{WE}}$ (whichever goes low last). Hence, t_{WPH} = t_{WHWL} = t_{EHEL} = t_{WHWL} = t_{EHWL} .
- 6. F-V_{PP} should be held at F-V_{PP}=V_{PPH1/2} until determination of block erase, (page buffer) program or OTP program success (SR.1/3/4/5=0) and held at F-V_{PP}=V_{PPH1} until determination of full chip erase success (SR.1/3/5=0).
- 7. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes/OTP command= t_{AVQV} +100ns.
- 8. See 5.1 Command Definitions for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit configuration.

12.4 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance⁽³⁾


 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.3V)$


Symbol	Parameter	Notes Page Buffer Command is Used or			F-V _{PP} =V _{PPH1} (In System)			F-V _{PP} =V _{PPH2} (In Manufacturing)		
			not Used	Min.	Typ.(1)	Max. ⁽²⁾	Min.	Typ.(1)	Max. ⁽²⁾	
t_{WPB}	4K-Word Parameter Block	2	Not Used		0.05	0.3		0.04	0.12	s
WPB	Program Time	2	Used		0.03	0.12		0.02	0.06	s
$t_{ m WMB}$	32K-Word Main Block	2	Not Used		0.38	2.4		0.31	1	S
WMB	Program Time	2	Used		0.24	1		0.17	0.5	S
t_{WHQV1}	Word Program Time	2	Not Used		11	200		9	185	μs
t _{EHQV1}	word i logiam iime	2	Used		7	100		5	90	μs
$t_{\mathrm{WHOV1}}/$ t_{EHOV1}	OTP Program Time	2	Not Used		36	400		27	185	μs
t _{WHQV2} / t _{EHQV2}	4K-Word Parameter Block Erase Time	2	-		0.3	4		0.2	4	s
$t_{WHQV3}/$ t_{EHQV3}	32K-Word Main Block Erase Time	2	-		0.6	5		0.5	5	s
	Full Chip Erase Time	2			80	700				S
$t_{\mathrm{WHRH1}}/$ t_{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs


- 1. Typical values measured at F-V_{CC} =3.0V, F-V_{PP} =3.0V or 12V, and T_A =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
- 2. Excludes external system-level overhead.
- 3. Sampled, but not 100% tested.
- 4. A latency time is required from writing suspend command (F-WE or F-CE going high) until SR.7 going "1" or F-RY/BY going High-Z.
- 5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.

12.5 Flash Memory AC Characteristics Timing Chart

AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier Codes, OTP Block or Query Code







12.6 Reset Operations


$(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.3V)$	(T_{Δ})	= -25°C to	o +85°C,	$F-V_{CC}$	= 2.7 V	to 3.3V)
---	----------------	------------	----------	------------	---------	----------

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{PLPH}	F-RST Low to Reset during Read (F-RST should be low during power-up.)	1, 2, 3	100		ns
t _{PLRH}	F-RST Low to Reset during Erase or Program	1, 3, 4		22	μs
t_{VPH}	F-V _{CC} 2.7V to F-RST High	1, 3, 5	100		ns
t _{VHQV}	F-V _{CC} 2.7V to Output Delay	3		1	ms

Notes:

- 1. A reset time, t_{PHQV}, is required from the later of SR.7 (F-RY/BY) going "1" (High-Z) or F-RST going high until outputs are valid. See the AC Characteristics read cycle for t_{PHQV}.
- 2. t_{PLPH} is <100ns the device may still reset but this is not guaranteed.
- 3. Sampled, not 100% tested.
- 4. If F-RST asserted while a block erase, full chip erase, (page buffer) program or OTP program operation is not executing, the reset will complete within 100ns.
- 5. When the device power-up, holding $F-\overline{RST}$ low minimum 100ns is required after $F-V_{CC}$ has been in predefined range and also has been in stable there.

AC Waveform for Reset Operation



13. AC Electrical Characteristics for SRAM

13.1 AC Test Conditions

Input pulse level	0.4 V to 2.2 V
Input rise and fall time	5 ns
Input and Output timing Ref. level	1.5 V
Output load	$1TTL + C_L (50pF)^{(1)}$

Note:

1. Including scope and socket capacitance.

13.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ S-V}_{CC} = 2.7 \text{V to } 3.3 \text{V})$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{RC}	Read Cycle Time		70		ns
t _{AA}	Address access time			70	ns
t _{ACE1}	Chip enable access time (S- $\overline{\text{CE}}_1$)			70	ns
t _{ACE2}	Chip enable access time (S-CE ₂)			70	ns
t _{BE}	Byte enable access time			70	ns
t _{OE}	Output enable to output valid			40	ns
t _{OH}	Output hold from address change		10		ns
t_{LZ1}	$S-\overline{CE}_1$ Low to output active	1	10		ns
t_{LZ2}	S-CE ₂ High to output active	1	10		ns
t _{OLZ}	S-OE Low to output active	1	5		ns
t _{BLZ}	S- UB or S- LB Low to output active	1	10		ns
t _{HZ1}	S-CE ₁ High to output in High-Z	1	0	25	ns
t _{HZ2}	S-CE ₂ Low to output in High-Z	1	0	25	ns
t _{OHZ}	S-OE High to output in High-Z	1	0	25	ns
t _{BHZ}	S-UB or S-LB High to output in High-Z	1	0	25	ns

Note:

1. Active output to High-Z and High-Z to output active tests specified for a $\pm 200 \text{mV}$ transition from steady state levels into the test load.

13.3 Write Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ S-V}_{CC} = 2.7\text{V to } 3.3\text{V})$


Symbol	Parameter	Notes	Min.	Max.	Unit
t _{WC}	Write cycle time		70		ns
t_{CW}	Chip enable to end of write		60		ns
t _{AW}	Address valid to end of write		60		ns
$t_{ m BW}$	Byte select time		60		ns
t _{AS}	Address setup time		0		ns
t_{WP}	Write pulse width		50		ns
t _{WR}	Write recovery time		0		ns
$t_{\rm DW}$	Input data setup time		30		ns
t _{DH}	Input data hold time		0		ns
t _{OW}	S-WE High to output active	1	5		ns
t_{WZ}	S-WE Low to output in High-Z	1	0	25	ns

Note:


1. Active output to High-Z and High-Z to output active tests specified for a $\pm 200 \text{mV}$ transition from steady state levels into the test load.

13.4 SRAM AC Characteristics Timing Chart

Read Cycle Timing Chart



Write Cycle Timing Chart (S-WE Controlled)




- 1. A write occurs during the overlap of a low S- \overline{CE}_1 , a high S-CE₂ and a low S- \overline{WE} .

 A write begins at the latest transition among S- \overline{CE}_1 going low, S-CE₂ going high and S- \overline{WE} going low.

 A write ends at the earliest transition among S- \overline{CE}_1 going high, S-CE₂ going low and S- \overline{WE} going high. two is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of S-\overline{CE}_1 going low or S-CE_2 going high to the end of write.
- 3. the is measured from the time of going low $S-\overline{UB}$ or low $S-\overline{LB}$ to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at S-\overline{CE}_1 going high, S-CE_2 going low or S-\overline{WE} going high.
- 6. During this period DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- 7. If S- $\overline{\text{CE}}_1$ goes low or S-CE₂ goes high simultaneously with S- $\overline{\text{WE}}$ going low or after S- $\overline{\text{WE}}$ going low, the outputs remain in high impedance state.
- 8. If S-\overline{\overline{CE}}_1 goes high or S-CE₂ goes low simultaneously with S-\overline{WE} going high or before S-\overline{WE} going high, the outputs remain in high impedance state.

Write Cycle Timing Chart (S-\overline{CE} Controlled)




- 1. A write occurs during the overlap of a low S- \overline{CE}_1 , a high S-CE₂ and a low S- \overline{WE} .

 A write begins at the latest transition among S- \overline{CE}_1 going low, S-CE₂ going high and S- \overline{WE} going low.

 A write ends at the earliest transition among S- \overline{CE}_1 going high, S-CE₂ going low and S- \overline{WE} going high. twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of $S-\overline{CE}_1$ going low or $S-CE_2$ going high to the end of write.
- 3. tbw is measured from the time of going low S- $\overline{\text{UB}}$ or low S- $\overline{\text{LB}}$ to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at S-\overline{CE}_1 going high, S-CE_2 going low or S-\overline{WE} going high.

Write Cycle Timing Chart (S-UB, S-LB Controlled)



- 1. A write occurs during the overlap of a low S- \overline{CE}_1 , a high S-CE2 and a low S- \overline{WE} .

 A write begins at the latest transition among S- \overline{CE}_1 going low, S-CE2 going high and S- \overline{WE} going low.

 A write ends at the earliest transition among S- \overline{CE}_1 going high, S-CE2 going low and S- \overline{WE} going high.

 twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of $S-\overline{CE}_1$ going low or $S-CE_2$ going high to the end of write.
- 3. the is measured from the time of going low $S-\overline{UB}$ or low $S-\overline{LB}$ to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at S-\overline{CE}_1 going high, S-CE_2 going low or S-\overline{WE} going high.
- 6. S-UB and S-LB need to make the time of start of a cycle, and an end "high" level for reservation of tas and twr.

14. Data Retention Characteristics for SRAM


 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Note	Min.	Typ.(1)	Max.	Unit	Conditions	
V _{CCDR}	Data Retention Supply voltage	2	1.5		3.3	V	$S-CE_2 \le 0.2V \text{ or}$ $S-\overline{CE}_1 \ge S-V_{CC} - 0.2V$	
I _{CCDR}	Data Retention Supply current	2		2	25	μΑ	$\begin{aligned} &S\text{-V}_{CC} = 3.0\text{V}, \\ &S\text{-CE}_2 \le 0.2\text{V or} \\ &S\text{-}\overline{\text{CE}}_1 \ge S\text{-V}_{CC} - 0.2\text{V} \end{aligned}$	
t _{CDR}	Chip enable setup time		0			ns		
t _R	Chip enable hold time		t _{RC}			ns		

Notes

- 1. Reference value at $T_A = 25$ °C, $S-V_{CC} = 3.0V$.
- 2. $S-\overline{CE}_1 \ge S-V_{CC} 0.2V$, $S-CE_2 \ge S-V_{CC} 0.2V$ ($S-\overline{CE}_1$ controlled) or $S-CE_2 \le 0.2V$ ($S-CE_2$ controlled).


Data Retention timing chart (S-\overline{CE}1 Controlled)(1)



Note:

1. To control the data retention mode at S-\overline{CE}_1, fix the input level of S-CE_2 between "Vccdr and Vccdr-0.2V" or "0V and 0.2V" during the data retention mode.

Data Retention timing chart (S-CE2 Controlled)



15. Notes

This product is a stacked CSP package that a 64M (x16) bit Flash Memory and a 8M (x16) bit SRAM are assembled into.

- Supply Power

Maximum difference (between F-V_{CC} and S-V_{CC}) of the voltage is less than 0.3V.

- Power Supply and Chip Enable of Flash Memory and SRAM (F- $\overline{\text{CE}}$, S- $\overline{\text{CE}}_1$, S-CE₂)

 $S-\overline{CE}_1$ should not be "low" and $S-CE_2$ should not be "high" when $F-\overline{CE}$ is "low" simultaneously.

If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DQ bus.

Both $F-V_{CC}$ and $S-V_{CC}$ are needed to be applied by the recommended supply voltage at the same time except SRAM data retention mode.

- Power Up Sequence

When turning on Flash memory power supply, keep F- \overline{RST} "low". After F- V_{CC} reaches over 2.7V, keep F- \overline{RST} "low" for more than 100 nsec.

- Device Decoupling

The power supply is needed to be designed carefully because one of the SRAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between SRAM and Flash Memory. Note peak current caused by transition of control signals ($F-\overline{CE}$, $S-\overline{CE}_1$, $S-\overline{CE}_2$).



16. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto F-WE signal or power supply, may be interpreted as false commands and causes undesired memory updating. To protect the data stored in the flash memory against unwanted writing, systems operating with the flash memory should have the following write protect designs, as appropriate:

- The below describes data protection method.
 - 1. Protection of data in each block
 - Any locked block by setting its block lock bit is protected against the data alternation. When F-WP is low, any locked-down block by setting its block lock-down bit is protected from lock status changes.
 By using this function, areas can be defined, for example, program area (locked blocks), and data area (unlocked blocks).
 - For detailed block locking scheme, see Chapter 5.Command Definitions for Flash Memory.
 - 2. Protection of data with F-V_{PP} control
 - When the level of F-V_{PP} is lower than V_{PPLK} (F-V_{PP} lockout voltage), write functions to all blocks including OTP block are disabled. All blocks are locked and the data in the blocks are completely protected.
 - 3. Protection of data with F-RST
 - Especially during power transitions such as power-up and power-down, the flash memory enters reset mode by bringing F-RST to low, which inhibits write operation to all blocks including OTP block.
 - For detailed description on F-RST control, see Chapter 12.6 AC Electrical Characteristics for Flash Memory, Reset Operations.
- Protection against noises on F-WE signal

To prevent the recognition of false commands as write commands, system designer should consider the method for reducing noises on $F-\overline{WE}$ signal.



17. Design Considerations

1. Power Supply Decoupling

To avoid a bad effect to the system by flash memory power switching characteristics, each device should have a $0.1 \mu F$ ceramic capacitor connected between its F-V_{CC} and GND and between its F-V_{PP} and GND.

Low inductance capacitors should be placed as close as possible to package leads.

2. $F\text{-}V_{PP}$ Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the F- V_{PP} Power Supply trace. Use similar trace widths and layout considerations given to the F- V_{CC} power bus.

3. The Inhibition of Overwrite Operation

Please do not execute reprograming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit.

In case of reprograming "0" to the data which has been programed "1".

- Program "0" for the bit in which you want to change data from "1" to "0".
- Program "1" for the bit which has already been programed "0".

For example, changing data from "1011110110111101" to "1010110110111100" requires "11101111111111110" programing.

4. Power Supply

Block erase, full chip erase, (page buffer) program and OTP program with an invalid F-V_{PP} (See Chapter 11. DC Electrical Characteristics) produce spurious results and should not be attempted.


Device operations at invalid $F-V_{CC}$ voltage (See Chapter 11. DC Electrical Characteristics) produce spurious results and should not be attempted.

18. Related Document Information⁽¹⁾

Document No.	Document Name
FUM00701	LH28F320BF, LH28F640BF, LH28F128BF Series Appendix

Note:


1. International customers should contact their local SHARP or distribution sales offices.



A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



*1 To prevent the unwanted writes, system designers should consider the design, which applies F-V_{CCW} (F-V_{PP}) to 0V during read operations and V_{CCWH1/2} (V_{PPH1/2}) during write or erase operations. See the application note AP-007-SW-E for details.

Figure A-1. AC Timing at Device Power-Up

For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "AC Electrical Characteristics for Flash Memory" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.



A-1.1.1 Rise and Fall Time

Symbol	Parameter		Min.	Max.	Unit
t_{VR}	F-V _{CC} Rise Time		0.5	30000	μs/V
t _R	Input Signal Rise Time			1	μs/V
t _F	Input Signal Fall Time	1, 2		1	μs/V

NOTES:

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC Electrical Characteristics" described in specifications for V_{IH} (Min.) and V_{IL} (Max.).



iv

A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name	
AP-001-SD-E	Flash Memory Family Software Drivers	
AP-006-PT-E	Data Protection Method of SHARP Flash Memory	
AP-007-SW-E	RP#, V _{PP} Electric Potential Switching Circuit	

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



NORTH AMERICA

www.sharpsma.com

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 **Head Office:**

No. 360, Bashen Road, Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk

Shenzhen Representative Office:

Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731

Fax: (86) 755-3273735

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819