Stacked Chip

256M (x16) Boot Block Flash and 32M (x16) SCRAM

(Model No.: LRS1830)

Spec No.: EL14Z046

Issue Date: January 14, 2003



SPEC No.	Е	L142	2046	
ISSUE:	Jan.	14.	2003	

To;		
10,		

SPECIFICATIONS

Product Type 128M (x16) Flash Memory +128M (x16) Flash Memory 32M (x16) Smartcombo RAM

LRS1830

Model No.	(LRS1830)

CUSTOMERS ACCEPTANCE	
DATE:	
BY:	PRESENTED
	2///

Dept. General Manager

REVIEWED BY:

J. Murakami

PREPARED BY:

Product Development Dept. I Flash Memory Division Integrated Circuits Group SHARP CORPORATION

^{*}This specifications contains <u>73</u> pages including the cover and appendix.

^{*}Refer to LH28F320BF, LH28F640BF, LH28F128BF Series Appendix (FUM00701).



- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



\sim					
C	n	n	tρ	n	tc

1. Desci	ription	
2. Pin C	Configuration	
3 Block	k Diagram6	
4. Abso	lute Maximum Ratings	
5. Reco	mmended DC Operating Conditions	
6. Flash	Memory 1, 2	
6.1	Truth Table	
	6.1.1 Bus Operation	
	6.1.2 Simultaneous Operation Modes Allowed with Four Planes	
6.2	Command Definitions for Flash Memory	
	6.2.1 Command Definitions. 10	
	6.2.2 Identifier Codes for Read Operation	
	6.2.3 Functions of Block Lock and Block Lock-Down	
	6.2.4 Block Locking State Transitions upon Command Write	
	6.2.5 Block Locking State Transitions upon WP/ACC Transition	
6.3	Register Definition	
6.4	Memory Map for Flash Memory	
	6.4.1 Memory Map - F ₁ Selected	
	6.4.2 Memory Map - F ₂ Selected	
6.5	DC Electrical Characteristics for Flash Memory	
6.6	AC Electrical Characteristics for Flash Memory	
	6.6.1 AC Test Conditions	
	6.6.2 Read Cycle	
	6.6.3 Write Cycle (WE / F-CE Controlled)	
	6.6.4 Block Erase, Bank Erase, (Page Buffer) Program Performance	
	6.6.5 Flash Memory AC Characteristics Timing Chart	
	6.6.6 Reset Operations	
7 Smar	tcombo RAM	
7.1	Truth Table	
	7.1.1 Bus Operation	
7.2	DC Electrical Characteristics for Smartcombo RAM	
7.3	AC Electrical Characteristic for Smartcombo RAM	
	7.3.1 AC Test Conditions	
	7.3.2 Read Cycle	
	7.3.3 Write Cycle	
	7.3.4 Initialization	
	7.3.5 Sleep Mode Entry / Exit	



7.4 Initialization						
7.5 Page Read Operation						
7.5.1 Features of Page Read Operation						
7.6 Mode Register Settings						
7.6.1 Mode Register Setting Method						
7.6.2 Cautions for Setting Mode Register						
7.7 Smartcombo RAM AC Characteristics Timing Chart						
8. Notes						
9. Flash Memory Data Protection						
10. Design Considerations 60						
11. Related Document Information						
12. Package and Packing Specification						

SHARP 3

1. Description

The LRS1830 is a combination memory organized as 8,388,608 x16 bit flash memory, 8,388,608 x16 bit flash memory and 2,097,152 x16 bit Smartcombo RAM in one package.

Features

- -Power supply 2.7V to 3.1V -30°C to +85°C -Operating temperature
- -Not designed or rated as radiation hardened
- -115 pin (LCSP115-P-0914) plastic package
- -Flash memory has P-type bulk silicon, and Smartcombo RAM has P-type bulk silicon
- -For specifications of Flash memory and Smartcombo RAM, refer to specification of each chip

Flash Memory 1 (F₁: 128M (x16) bit Flash Memory)

-Access Time (t _{AVQV}))	• • • •	70 ns	(Max.)

-Power supply current (The current for F₁-V_{CC} pin)

Read	• • • •	30 mA	(Max. $t_{CYCLE} = 200$ ns, CMOS Input)
Word write	• • • •	120 mA	(Max.)
Block erase	• • • •	60 mA	(Max.)
Standby	• • • •	40 μΑ	(Max.)

Flash Memory 2 (F₂: 128M (x16) bit Flash Memory)

-Access Time
$$(t_{AVQV})$$
 • • • • 70 ns (Max.)

-Power supply current (The current for F₂-V_{CC} pin)

Read	• • • •	30 mA	$(Max. t_{CYCLE} = 200ns, CMOS Input)$
Word write		120 mA	(Max.)

Block erase 60 mA

(Max. F_2 - $\overline{CE} = F_2$ - $\overline{RST} = F_2$ - $V_{CC} \pm 0.2V$) Standby $40 \mu A$


Smartcombo RAM (32M (x16) bit Smartcombo RAM)

-Access Time
$$(t_{AA})$$
 •••• 70 ns (Max.)

-Cycle time 70 ns (Min.)

-Power Supply current

Operating current 50 mA (Max. t_{RC} , $t_{WC} = Min.$)




Note) Do not float any GND pins.



Pin	Description	Type
A_0 to A_{20}	Address Inputs (Common)	Input
F-A ₂₁	Address Input (Flash)	Input
BS (A ₂₂)	Bank Select (Flash) Bank 0 is selected by BS = "0". Bank 1 is selected by BS = "1". This pin can be used for A ₂₂ pin. Refer to AC Characteristics for timings.	Input
F_1 - \overline{CE}	Chip Enable Input (Flash - F ₁ Selected)	Input
F_2 - \overline{CE}	Chip Enable Input (Flash - F ₂ Selected)	Input
$SC-\overline{CE}_1$	Chip Enable Input (Smartcombo RAM)	Input
SC-CE ₂	Sleep State Input (Smartcombo RAM) * See Chapter B-1	Input
WE	Write Enable Input (Common)	Input
ŌĒ	Output Enable Input (Common)	Input
LB	Byte Enable Input : DQ ₀ to DQ ₇ (Smartcombo RAM)	Input
UB	Byte Enable Input : DQ ₈ to DQ ₁₅ (Smartcombo RAM)	Input
F ₁ -RST	Reset Power Down Input (Flash - F_1 Selected) Block erase and Write : V_{IH} Read : V_{IH} Reset Power Down : V_{IL}	Input
F ₂ -RST	Reset Power Down Input (Flash - F_2 Selected) Block erase and Write : V_{IH} Read : V_{IH} Reset Power Down : V_{IL}	Input
WP/A _{CC}	Write Protect Input (Flash) $ \begin{array}{c} \text{When \overline{WP}/A_{CC} is V_{IL}, locked-down blocks cannot be unlocked. Erase or} \\ \text{program operation can be executed to the blocks which are not locked and locked-down. When \overline{WP}/A_{CC} is V_{IH}, lock-down is disabled.} \\ \text{Moreover, High Speed Erase and High Speed Program can be operated by applying $12V \pm 0.3V$ to \overline{WP}/A_{CC}.} \\ \text{In this case, \overline{WP}/A_{CC} becomes the power supply pin.} \\ \end{array} $	Input / Power
F ₁ -RY/ BY	Ready/Busy Output (Flash - F ₁ Selected) During an Erase or Write operation: V _{OL} Block Erase and Write Suspend: High-Z (High impedance)	Open Drain Output
F ₂ -RY/ BY	Ready/Busy Output (Flash - F ₂ Selected) During an Erase or Write operation: V _{OL} Block Erase and Write Suspend: High-Z (High impedance)	Open Drain Output
DQ ₀ to DQ ₁₅	Data Inputs and Outputs (Common)	Input / Outpu
F ₁ -V _{CC}	Power Supply (Flash - F ₁ Selected)	Power
F ₂ -V _{CC}	Power Supply (Flash - F ₂ Selected)	Power
SC-V _{CC}	Power Supply (Smartcombo RAM)	Power
GND	GND (Common)	Power
DU	Don't Use	



3. Block Diagram



Note: Only one among F1- \overline{CE} , F2- \overline{CE} and SC- \overline{CE} 1 can be "low". Two or more should not be "low".



4. Absolute Maximum Ratings

Symbol	Parameter	Notes	Ratings	Unit
V_{CC}	Supply Voltage	1	-0.2 to +3.6	V
V_{IN}	Input Voltage	1,2,3,4	-0.4 to $V_{\rm CC}$ +0.3	V
T _A	Operating Temperature		-30 to +85	°C
T_{STG}	Storage Temperature		-55 to +125	°C
WP/A _{CC}	WP/A _{CC} Voltage	1,3,5	-0.2 to +12.6	V

Notes:

- 1. The maximum applicable voltage on any pins with respect to GND.
- 2. Except \overline{WP}/A_{CC} .
- 3. -1.0V undershoot is allowed when the pulse width is less than 5 nsec.
- 4. V_{IN} should not be over V_{CC} +0.3V.
- 5. Applying $12V \pm 0.3V$ to \overline{WP}/A_{CC} during erase/write can only be done for a maximum of 1000 cycles on each block. \overline{WP}/A_{CC} may be connected to $12V \pm 0.3V$ for total of 80 hours maximum. +13.0V overshoot is allowed when the pulse width is less than 20 nsec.

5. Recommended DC Operating Conditions

 $(T_A = -30^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	
V _{CC}	Supply Voltage	2	2.7		3.1	V	
	\overline{WP}/A_{CC} Voltage when Used as a Logic Control	V_{IL}		-0.4		0.4	V
WP/A _{CC}		V_{IH}		2.4		Vcc +0.4 (1)	V
	Supply Voltage		11.7	12	12.3	V	
V_{IL}	Input Voltage		-0.4		0.4	V	
V _{IH}	Input Voltage		2.4		Vcc +0.4 (1)	V	

- 1. V_{CC} is the lower of F_1 - V_{CC} , F_2 - V_{CC} or SC- V_{CC} .
- 2. V_{CC} includes both F_1 - V_{CC} , F_2 - V_{CC} and SC- V_{CC} .



- 6. Flash Memory 1, 2
- 6.1 Truth Table

6.1.1 Bus Operation (1)

Flash	Notes	F-CE	F-RST	ŌĒ	WE	DQ ₀ to DQ ₁₅	
Read	3,5	3,5		L	Н	(8)	
Output Disable	5	L	Н	11	п	High - Z	
Write	2,3,4,5			Н	L	$\mathrm{D_{IN}}$	
Standby	5	Н	Н	X	X	11: 1 7	
Reset Power Down	5,6	X	L	A	Λ	High - Z	

Notes:

- 1. $L = V_{IL}$, $H = V_{IH}$, X = H or L, High-Z = High impedance. Refer to the DC Characteristics.
- 2. Command writes involving block erase, (page buffer) program are reliably executed when $\overline{WP}/A_{CC} = V_{ACCH1/2}$ and $V_{CC} = 2.7V$ to 3.1V.

Command writes involving bank erase is reliably executed when $\overline{WP}/A_{CC} = V_{ACCH1}$ and $V_{CC} = 2.7V$ to 3.1V. Block erase, (page buffer) program with $\overline{WP}/A_{CC} < V_{ACCH1/2}$ (Min.) produce spurious results and should not be attempted.

- 3. Never hold \overline{OE} low and \overline{WE} low at the same timing.
- 4. Refer to Section 6.2 Command Definitions for Flash Memory valid D_{IN} during a write operation.
- 5. WP/ A_{CC} set to V_{IL} or V_{IH} .
- 6. Electricity consumption of Flash Memory is lowest when $F-\overline{RST} = GND \pm 0.2V$.
- 7. Never hold F_1 - \overline{CE} low and F_2 - \overline{CE} low at the same timing.
- 8. Flash Read Mode

Mode	Address	DQ_0 to DQ_{15}		
Read Array	X	D_{OUT}		
Read Identifier Codes	See 6.2.2	See 6.2.2		
Read Query	Refer to the Appendix	Refer to the Appendix		



6.1.2 Simultaneous Operation Modes Allowed with Four Planes (1,2,3,4)

		Т	HEN THE	MODES A	LLOWED	IN THE O	THER PAR	TITION IS	S:	
IF ONE PARTITION IS:	Read Array	Read ID	Read Status	Read Query	Word Program	Page Buffer Program	Block Erase	Bank Erase	Program Suspend	Block Erase Suspend
Read Array	X	X	X	X	X	X	X		X	X
Read ID	X	X	X	X	X	X	X		X	X
Read Status	X	X	X	X	X	X	X	X	X	X
Read Query	X	X	X	X	X	X	X		X	X
Word Program	X	X	X	X						X
Page Buffer Program	X	X	X	X						X
Block Erase	X	X	X	X						
Bank Erase			X							
Program Suspend	X	X	X	X						X
Block Erase Suspend	X	X	X	X	X	X			X	

- 1. "X" denotes the operation available.
- Configurative Partition Dual Work Restrictions:
 Status register reflects partition state, not WSM (Write State Machine) state this allows a status register for each partition.
 Only one partition can be erased or programmed at a time no command queuing.
 Commands must be written to an address within the block targeted by that command.
- 3. This table shows operation which can be performed by only the selected chip, not during 2 chips of F_1 and F_2 .
- 4. It is inhibited to execute the dual work operation between the memory area selected by BS="0" and the memory area selected by BS="1"



6.2 Command Definitions for Flash Memory (11)

6.2.1 Command Definitions

	Bus		F	irst Bus Cycl	e	Se	cond Bus Cy	cle
Command	Cycles Req'd	Notes	Oper (1)	Address (2)	Data	Oper (1)	Address (2)	Data (3)
Read Array	1		Write	PA	FFH			
Read Identifier Codes	≥ 2	4	Write	PA	90H	Read	IA	ID
Read Query	≥ 2	4	Write	PA	98H	Read	QA	QD
Read Status Register	2		Write	PA	70H	Read	PA	SRD
Clear Status Register	1		Write	PA	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Bank Erase	2	5, 9	Write	X	30H	Write	X	D0H
Program	2	5, 6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥ 4	5, 7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	8, 9	Write	PA	В0Н			
Block Erase and (Page Buffer) Program Resume	1	8, 9	Write	PA	D0H			
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH
Set Partition Configuration Register	2	12	Write	PCRC	60H	Write	PCRC	04H

- 1. Bus operations are defined in 6.1.1 Bus Operation.
- 2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.
 - X=Any valid address within the device. Bank erase is executed to the bank selected by BS.
 - PA=Address within the selected partition.
 - IA=Identifier codes address (See 6.2.2 Identifier Codes for Read Operation).
 - QA=Query codes address. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.
 - BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.
 - WA=Address of memory location for the Program command or the first address for the Page Buffer Program command.
 - PCRC=Partition configuration register code presented on the address A₀-A₁₅.
- 3. ID=Data read from identifier codes (See 6.2.2 Identifier Codes for Read Operation).
 - QD=Data read from query database. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.
 - SRD=Data read from status register. See 6.3 Register Definition for a description of the status register bits.
 - WD=Data to be programmed at location WA. Data is latched on the rising edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$ (whichever goes high first) during command write cycles.
 - N-1=N is the number of the words to be loaded into a page buffer.
- 4. Following the Read Identifier Codes command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code (See 6.2.2 Identifier Codes for Read Operation).
 - The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, bank erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when $F-\overline{RST}$ is V_{IH} .
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.



SHARP LRS1830 11

- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- Bank erase operation can not be suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when \overline{WP}/A_{CC} is V_{IL} . When \overline{WP}/A_{CC} is V_{IH} , lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.
- 12. The partition setting for the memory area which consists of Plane0-Plane3 can be configured by writing the Set Partition Configuration Register command with BS="0".
 - The partition setting for the memory area which consists of Plane4-Plane7 can be configured by writing the Set Partition Configuration Register command with BS="1".



6.2.2 Identifier Codes for Read Operation

	Code	Address [A ₁₅ -A ₀]	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	0000Н	00B0H	3
Device Code	Device Code	0001H	H8000	3
	Block is Unlocked		$DQ_0 = 0$	1
Block Lock Configuration Code	Block is Locked	Block Address	$DQ_0 = 1$	1
Block Lock Configuration Code	Block is not Locked-Down	+ 2	$DQ_1 = 0$	1
	Block is Locked-Down		$DQ_1 = 1$	1
Device Configuration Code	Partition Configuration Register	0006Н	PCRC	2, 3

Notes:

- 1. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes command (90H) has been written.
 - DQ₁₅-DQ₂ is reserved for future implementation.
- 2. PCRC = Partition Configuration Register Code.
- 3. The address A₂₁-A₁₆ are shown in below table for reading the manufacturer, device, device configuration code. The address to read the identifier codes is dependent on the partition which is selected when writing the Read Identifier Codes command (90H).

See Partition Configuration Register Definition (P.18) for the partition configuration register.

Identifier Codes for Read Operation on Partition Configuration (128M (x16)-bit device)

Doutitio	on Configuration I) a mint a m	Address (128M (x16)-bit device)			
Partition	on Configuration F	Register	BS="0"	BS="1"		
PCR.10	PCR.9	PCR.8	[A ₂₁ -A ₁₆]	[A ₂₁ -A ₁₆]		
0	0	0	00H	00H		
0	0	1	00H or 10H	00H or 10H		
0	1	0	00H or 20H	00H or 20H		
1	0	0	00H or 30H	00H or 30H		
0	1	1	00H or 10H or 20H	00H or 10H or 20H		
1	1	0	00H or 20H or 30H	00H or 20H or 30H		
1	0	1	00H or 10H or 30H	00H or 10H or 30H		
1	1 1		00H or 10H or 20H or 30H	00H or 10H or 20H or 30H		



6.2.3 Functions of Block Lock and Block Lock-Down

		((2)	
State	WP/A _{CC}	DQ ₁ ⁽¹⁾	$DQ_0^{(1)}$	State Name	Erase/Program Allowed (2)
[000]	0	0	0	Unlocked	Yes
$[001]^{(3)}$	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
$[101]^{(3)}$	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Notes:

- 1. $DQ_0 = 1$: a block is locked; $DQ_0 = 0$: a block is unlocked. $DQ_1 = 1$: a block is locked-down; $DQ_1 = 0$: a block is not locked-down.
- 2. Erase and program are general terms, respectively, to express: block erase, bank erase and (page buffer) program operations.
- 3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] ($\overline{WP}/A_{CC} = "0"$) or [101] ($\overline{WP}/A_{CC} = "1"$), regardless of the states before power-off or reset operation.
- 4. When \overline{WP}/A_{CC} is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

6.2.4 Block Locking State Transitions upon Command Write (4)

	Curren	t State		Result after Lock Command Written (Next State)				
State	WP/A _{CC}	DQ ₁	DQ_0	Set Lock (1)	Clear Lock (1)	Set Lock-down (1)		
[000]	0	0	0	[001]	No Change	[011] (2)		
[001]	0	0	1	No Change (3)	[000]	[011]		
[011]	0	1	1	No Change	No Change	No Change		
[100]	1	0	0	[101]	No Change	[111] (2)		
[101]	1	0	1	No Change	[100]	[111]		
[110]	1	1	0	[111]	No Change	[111] (2)		
[111]	1	1	1	No Change	[110]	No Change		

- 1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
- 2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0 = 0$), the corresponding block is locked-down and automatically locked at the same time.
- 3. "No Change" means that the state remains unchanged after the command written.
- 4. In this state transitions table, assumes that \overline{WP}/A_{CC} is not changed and fixed V_{IL} or $V_{IH}.$



6.2.5 Block Locking State Transitions upon \overline{WP}/A_{CC} Transition ⁽⁴⁾

Previous State		Curren	t State		Result after \overline{WP}/A_{CC} Transition (Next State)		
Previous State	State	WP/A _{CC}	DQ ₁	DQ_0	$\overline{\text{WP}}/\text{A}_{\text{CC}} = 0 \rightarrow 1^{(1)}$	$\overline{\text{WP}}/\text{A}_{\text{CC}} = 1 \rightarrow 0^{(1)}$	
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
[110] (2)	[011]	0	1	1	[110]	-	
Other than [110] (2)			1	1	[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] (3)	
-	[111]	1	1	1	-	[011]	

- 1. " $\overline{WP}/A_{CC} = 0 \rightarrow 1$ " means that \overline{WP}/A_{CC} is driven to V_{IH} and " $\overline{WP}/A_{CC} = 1 \rightarrow 0$ " means that \overline{WP}/A_{CC} is driven to V_{IL} .
- 2. State transition from the current state [011] to the next state depends on the previous state.
- 3. When \overline{WP}/A_{CC} is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.
- 4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.



6.3 Register Definition

Status Register Definition

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPS	WPACCS	PBPSS	DPS	R
7	6	5	4	3	2	1	0

SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

SR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

SR.5 = BLOCK ERASE AND BANK ERASE STATUS (BEFCES)

1 = Error in Block Erase or Bank Erase

0 = Successful Block Erase or Bank Erase

SR.4 = (PAGE BUFFER) PROGRAM STATUS (PBPS)

1 = Error in (Page Buffer) Program

0 = Successful (Page Buffer) Program

$SR.3 = \overline{WP}/A_{CC} STATUS (WPACCS)$

 $1 = 3.1 \text{V} < \overline{\text{WP}}/\text{ACC} < 11.7 \text{V} \text{ Detect},$ **Operation Abort**

 $0 = \overline{WP}/A_{CC} OK$

SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS)

1 = (Page Buffer) Program Suspended

0 = (Page Buffer) Program in Progress/Completed

SR.1 = DEVICE PROTECT STATUS (DPS)

1 = Erase or Program Attempted on a Locked Block, Operation Abort

0 = Unlocked

Notes:

Status Register indicates the status of the partition, not WSM (Write State Machine). Even if the SR.7 is "1", the WSM may be occupied by the other partition when the device is set to 2, 3 or 4 partitions configuration.

Check SR.7 or F-RY/BY to determine block erase, bank erase, (page buffer) program completion. SR.6 - SR.1 are invalid while SR.7= "0".

If both SR.5 and SR.4 are "1"s after a block erase, bank erase, (page buffer) program, set/clear block lock bit, set block lockdown bit or set partition configuration register attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of $\overline{\text{WP}}/\text{A}_{CC}$ level. The WSM interrogates and indicates the \overline{WP}/A_{CC} level only after Block Erase, Bank Erase, (Page Buffer) Program command sequences. SR.3 is not guaranteed to report accurate feedback when WP/A_{CC}≠V_{ACCH1/2}.

SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, Bank Erase, (Page Buffer) Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes command indicates block lock bit status.

SR.15 - SR.8, SR.3 and SR.0 are reserved for future use and should be masked out when polling the status register.

SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Extended Status Register Definition										
R	R	R	R	R	R	R	R			
15	14	13	12	11	10	9	8			
SMS	R	R	R	R	R	R	R			
7	6	5	4	3	2.	1	0			

Notes:

XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

XSR.7 = STATE MACHINE STATUS (SMS)

1 = Page Buffer Program available

0 = Page Buffer Program not available

XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.

XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.

Doutition	Configu	rotion	Dagistan	Definition
raimmon	Connigu	паноп.	Register	Deminion

R	R	R	R	R	PC2	PC1	PC0
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R)

PCR.10-8 = PARTITION CONFIGURATION (PC2-0)

000 = No partitioning. Dual Work is not allowed.

- 001 = Plane1-3 are merged into one partition. (default in Bank 0 selected by BS="0")
- 010 = Plane 0-1 and Plane2-3 are merged into one partition respectively.
- 100 = Plane 0-2 are merged into one partition. (default in Bank 1 selected by BS="1")
- 011 = Plane 2-3 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.
- 110 = Plane 0-1 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.
- 101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.

111 = There are four partitions in this configuration.

Each plane corresponds to each partition respectively.

Dual work operation is available between any two partitions.

PCR.7-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

After power-up or device reset, PCR10-8 (PC2-0) is set to "001" in Bank 0 and "100" in Bank 1.

See the table below for more details.

PCR.15-11 and PCR.7-0 are reserved for future use and should be masked out when checking the partition configuration register.

Partition Configuration

PC2 PC1 PC0	PARTITIONING FOR DUAL WORK	PC2 PC1 PC0	PARTITIONING FOR DUAL WORK
0 0 0	PLANE3 PLANE1 ONOITITABA PLANE0	0 1 1	PARTITION2 PARTITION1 PARTITION0 BY A COMPANY OF THE PARTITION PA
0 0 1	PARTITION0 BLANE3 PLANE3 BLANE3	1 1 0	PARTITION2 PARTITION1 PARTITION0 EANE BLANE BLAN
0 1 0	PLANE3 0NOITITARA PLANE3 PLANE9 PLANE9	1 0 1	PARTITION2 PARTITION1 PARTITION0 LANE BLANE BLAN
1 0 0	PLANE3 0NOITITANA PLANE3 PLANE9 PLANE9	1 1 1	PARTITION3 PARTITION2 PARTITION1 PARTITION0 BLANE3 BLANE3



- 6.4 Memory Map for Flash Memory
- 6.4.1 Memory Map F_1 Selected

Memory Area selected by BS="0"

Selected by BS="0" (Bank0)

BLOCK NUMBER ADDRESS RANGE

	134	32K-WORD	3F8000H - 3FFFFFH
	133	32K-WORD	3F0000H - 3F7FFFH
	132	32K-WORD	3E8000H - 3EFFFFH
	131	32K-WORD	3E0000H - 3E7FFFH
	130	32K-WORD	3D8000H - 3DFFFFH
	129	32K-WORD	3D0000H - 3D7FFFH
	128	32K-WORD	3C8000H - 3CFFFFH
	127	32K-WORD	3C0000H - 3C7FFFH
(E)	126	32K-WORD	3B8000H - 3BFFFFH
l₩	125	32K-WORD	3B0000H - 3B7FFFH
PLANE3 (UNIFORM PLANE)	124	32K-WORD	3A8000H - 3AFFFFH
ľ	123	32K-WORD	3A0000H - 3A7FFFH
Ъ	122	32K-WORD	398000H - 39FFFFH
ĮΣ	121	32K-WORD	390000H - 397FFFH
×	120	32K-WORD	388000H - 38FFFFH
Ô	119	32K-WORD	380000H - 387FFFH
ΙË	118	32K-WORD	378000H - 37FFFFH
	117	32K-WORD	370000H - 377FFFH
1)	116	32K-WORD	368000H - 36FFFFH
ίú	115	32K-WORD	360000H - 367FFFH
買	114	32K-WORD	358000H - 35FFFFH
	113	32K-WORD	350000H - 357FFFH
	112	32K-WORD	348000H - 34FFFFH
Ь	111	32K-WORD	340000H - 347FFFH
	110	32K-WORD	338000H - 33FFFFH
	109	32K-WORD	330000H - 337FFFH
	108	32K-WORD	328000H - 32FFFFH
	107	32K-WORD	320000H - 327FFFH
	106	32K-WORD	318000H - 31FFFFH
	105	32K-WORD	310000H - 317FFFH
li	104	32K-WORD	308000H - 30FFFFH
	103	32K-WORD	300000H - 307FFFH

	102	32K-WORD	2F8000H - 2FFFFFH
	101	32K-WORD	2F0000H - 2F7FFFH
	100	32K-WORD	2E8000H - 2EFFFFH
	99	32K-WORD	2E0000H - 2E7FFFH
	98	32K-WORD	2D8000H - 2DFFFFH
	97	32K-WORD	2D0000H - 2D7FFFH
	96	32K-WORD	2C8000H - 2CFFFFH
	95	32K-WORD	2C0000H - 2C7FFFH
	94	32K-WORD	2B8000H - 2BFFFFH
E)	93	32K-WORD	2B0000H - 2B7FFFH
Z	92	32K-WORD	2A8000H - 2AFFFFH
PLANE2 (UNIFORM PLANE	91	32K-WORD	2A0000H - 2A7FFFH
ΡΙ	90	32K-WORD	298000H - 29FFFFH
V	89	32K-WORD	290000H - 297FFFH
	88	32K-WORD	288000H - 28FFFFH
$^{\circ}$	87	32K-WORD	280000H - 287FFFH
F	86	32K-WORD	278000H - 27FFFFH
z	85	32K-WORD	270000H - 277FFFH
Γ	84	32K-WORD	268000H - 26FFFFH
) 7	83	32K-WORD	260000H - 267FFFH
E	82	32K-WORD	258000H - 25FFFFH
\mathbf{z}	81	32K-WORD	250000H - 257FFFH
Y	80	32K-WORD	248000H - 24FFFFH
Ы	79	32K-WORD	240000H - 247FFFH
	78	32K-WORD	238000H - 23FFFFH
	77	32K-WORD	230000H - 237FFFH
	76	32K-WORD	228000H - 22FFFFH
	75	32K-WORD	220000H - 227FFFH
	74	32K-WORD	218000H - 21FFFFH
	73	32K-WORD	210000H - 217FFFH
	72	32K-WORD	208000H - 20FFFFH
	71	32K-WORD	200000H - 207FFFH

	70	32K-WORD	1F8000H - 1FFFFFH
	69	32K-WORD	1F0000H - 1F7FFFH
	68	32K-WORD	1E8000H - 1EFFFFH
	67	32K-WORD	1E0000H - 1E7FFFH
	66	32K-WORD	1D8000H - 1DFFFFH
	65	32K-WORD	1D0000H - 1D7FFFH
	64	32K-WORD	1C8000H - 1CFFFFH
	63	32K-WORD	1C0000H - 1C7FFFH
\Box	62	32K-WORD	1B8000H - 1BFFFFH
\mathbf{z}	61	32K-WORD	1B0000H - 1B7FFFH
PLANE1 (UNIFORM PLANE)	60	32K-WORD	1A8000H - 1AFFFFH
덛	59	32K-WORD	1A0000H - 1A7FFFH
IJ	58	32K-WORD	198000H - 19FFFFH
	57	32K-WORD	190000H - 197FFFH
Ę.	56	32K-WORD	188000H - 18FFFFH
\mathbb{F}	55	32K-WORD	180000H - 187FFFH
١Ħ	54	32K-WORD	178000H - 17FFFFH
15	53	32K-WORD	170000H - 177FFFH
	52	32K-WORD	168000H - 16FFFFH
딦	51	32K-WORD	160000H - 167FFFH
ΙZ	50	32K-WORD	158000H - 15FFFFH
\forall	49	32K-WORD	150000H - 157FFFH
Ţ	48	32K-WORD	148000H - 14FFFFH
Δ.	47	32K-WORD	140000H - 147FFFH
	46	32K-WORD	138000H - 13FFFFH
	45	32K-WORD	130000H - 137FFFH
	44	32K-WORD	128000H - 12FFFFH
	43	32K-WORD	120000H - 127FFFH
	42	32K-WORD	118000H - 11FFFFH
	41	32K-WORD	110000H - 117FFFH
	40	32K-WORD	108000H - 10FFFFH
	39	32K-WORD	100000H - 107FFFH
			-

	38	32K-WORD	0F8000H - 0FFFFFH
	37	32K-WORD	0F0000H - 0F7FFFH
	36	32K-WORD	0E8000H - 0EFFFFH
	35	32K-WORD	0E0000H - 0E7FFFH
	34	32K-WORD	0D8000H - 0DFFFFH
	33	32K-WORD	0D0000H - 0D7FFFH
	32	32K-WORD	0C8000H - 0CFFFFH
	31	32K-WORD	0C0000H - 0C7FFFH
	30	32K-WORD	0B8000H - 0BFFFFH
	29	32K-WORD	0B0000H - 0B7FFFH
<u> </u>	28	32K-WORD	0A8000H - 0AFFFFH
岜	27	32K-WORD	0A0000H - 0A7FFFH
\Rightarrow	26	32K-WORD	098000H - 09FFFFH
Ľ	25	32K-WORD	090000H - 097FFFH
Ь	24	32K-WORD	088000H - 08FFFFH
\simeq	23	32K-WORD	080000H - 087FFFH
PLANEO (PARAMETER PLANE)	22	32K-WORD	078000H - 07FFFFH
Ы	21	32K-WORD	070000H - 077FFFH
\geq	20	32K-WORD	068000H - 06FFFFH
₹	19	32K-WORD	060000H - 067FFFH
~	18	32K-WORD	058000H - 05FFFFH
⋖	17	32K-WORD	050000H - 057FFFH
Œ	16	32K-WORD	048000H - 04FFFFH
8	15	32K-WORD	040000H - 047FFFH
岁	14	32K-WORD	038000H - 03FFFFH
7	13	32K-WORD	030000H - 037FFFH
Ĺ,	12	32K-WORD	028000H - 02FFFFH
Д	11	32K-WORD	020000H - 027FFFH
	10	32K-WORD	018000H - 01FFFFH
	9	32K-WORD	010000H - 017FFFH
	8	32K-WORD	008000H - 00FFFFH
	7	4K-WORD	007000H - 007FFFH
	6	4K-WORD	006000H - 006FFFH
	5	4K-WORD	005000H - 005FFFH
	4	4K-WORD	004000H - 004FFFH
	3	4K-WORD	003000H - 003FFFH
	2	4K-WORD	002000H - 002FFFH
	1	4K-WORD	001000H - 001FFFH
	0	4K-WORD	000000H - 000FFFH



Memory Area selected by BS="1"

BLOCK NUMBER ADDRESS RANGE

	134	4K-WORD	3FF000H - 3FFFFFH
	133	4K-WORD	3FE000H - 3FEFFFH
	132	4K-WORD	3FD000H - 3FDFFFH
	131	4K-WORD	3FC000H - 3FCFFFH
	130	4K-WORD	3FB000H - 3FBFFFH
	129	4K-WORD	3FA000H - 3FAFFFH
	128	4K-WORD	3F9000H - 3F9FFFH
	127	4K-WORD	3F8000H - 3F8FFFH
	126	32K-WORD	3F0000H - 3F7FFFH
	125	32K-WORD	3E8000H - 3EFFFFH
(E)	124	32K-WORD	3E0000H - 3E7FFFH
PLANE3 (PARAMETER PLANE)	123	32K-WORD	3D8000H - 3DFFFFH
[₹	122	32K-WORD	3D0000H - 3D7FFFH
برا	121	32K-WORD	3C8000H - 3CFFFFH
l 	120	32K-WORD	3C0000H - 3C7FFFH
兴	119	32K-WORD	3B8000H - 3BFFFFH
l#	118	32K-WORD	3B0000H - 3B7FFFH
闰	117	32K-WORD	3A8000H - 3AFFFFH
lΣ	116	32K-WORD	3A0000H - 3A7FFFH
∢	115	32K-WORD	398000H - 39FFFFH
14	114	32K-WORD	390000H - 397FFFH
~	113	32K-WORD	388000H - 38FFFFH
	112	32K-WORD	380000H - 387FFFH
[Π]	111	32K-WORD	378000H - 37FFFFH
15	110	32K-WORD	370000H - 377FFFH
[₹	109	32K-WORD	368000H - 36FFFFH
ĮΫ	108	32K-WORD	360000H - 367FFFH
124	107	32K-WORD	358000H - 35FFFFH
	106	32K-WORD	350000H - 357FFFH
	105	32K-WORD	348000H - 34FFFFH
	104	32K-WORD	340000H - 347FFFH
	103	32K-WORD	338000H - 33FFFFH
	102	32K-WORD	330000H - 337FFFH
	101	32K-WORD	328000H - 32FFFFH
	100	32K-WORD	320000H - 327FFFH
	99	32K-WORD	318000H - 31FFFFH
l	98	32K-WORD	310000H - 317FFFH
l	97	32K-WORD	308000H - 30FFFFH
l	96	32K-WORD	300000H - 307FFFH

	95	32K-WORD	2F8000H - 2FFFFFH
	94	32K-WORD	2F0000H - 2F7FFFH
	93	32K-WORD	2E8000H - 2EFFFFH
	92	32K-WORD	2E0000H - 2E7FFFH
	91	32K-WORD	2D8000H - 2DFFFFH
	90	32K-WORD	2D0000H - 2D7FFFH
	89	32K-WORD	2C8000H - 2CFFFFH
	88	32K-WORD	2C0000H - 2C7FFFH
	87	32K-WORD	2B8000H - 2BFFFFH
Έ	86	32K-WORD	2B0000H - 2B7FFFH
PLANE2 (UNIFORM PLANE	85	32K-WORD	2A8000H - 2AFFFFH
Ϋ́	84	32K-WORD	2A0000H - 2A7FFFH
ΡΙ	83	32K-WORD	298000H - 29FFFFH
V	82	32K-WORD	290000H - 297FFFH
\₹	81	32K-WORD	288000H - 28FFFFH
OI	80	32K-WORD	280000H - 287FFFH
E	79	32K-WORD	278000H - 27FFFFH
Ξ	78	32K-WORD	270000H - 277FFFH
U	77	32K-WORD	268000H - 26FFFFH
) [76	32K-WORD	260000H - 267FFFH
E	75	32K-WORD	258000H - 25FFFFH
\mathbf{Z}	74	32K-WORD	250000H - 257FFFH
Ψ	73	32K-WORD	248000H - 24FFFFH
ΡI	72	32K-WORD	240000H - 247FFFH
	71	32K-WORD	238000H - 23FFFFH
	70	32K-WORD	230000H - 237FFFH
	69	32K-WORD	228000H - 22FFFFH
	68	32K-WORD	220000H - 227FFFH
	67	32K-WORD	218000H - 21FFFFH
	66	32K-WORD	210000H - 217FFFH
	65	32K-WORD	208000H - 20FFFFH
	64	32K-WORD	200000H - 207FFFH

Selected by BS="1" (Bank1)

			_
	63	32K-WORD	1F8000H - 1FFFFFH
	62	32K-WORD	1F0000H - 1F7FFFH
	61	32K-WORD	1E8000H - 1EFFFFH
	60	32K-WORD	1E0000H - 1E7FFFH
	59	32K-WORD	1D8000H - 1DFFFFH
	58	32K-WORD	1D0000H - 1D7FFFH
	57	32K-WORD	1C8000H - 1CFFFFH
	56	32K-WORD	1C0000H - 1C7FFFH
	55	32K-WORD	1B8000H - 1BFFFFH
周	54	32K-WORD	1B0000H - 1B7FFFH
\$	53	32K-WORD	1A8000H - 1AFFFFH
تدا	52	32K-WORD	1A0000H - 1A7FFFH
PLANE1 (UNIFORM PLANE)	51	32K-WORD	198000H - 19FFFFH
I⊠	50	32K-WORD	190000H - 197FFFH
\mathbb{Z}	49	32K-WORD	188000H - 18FFFFH
اور	48	32K-WORD	180000H - 187FFFH
l <u>H</u>	47	32K-WORD	178000H - 17FFFFH
Z	46	32K-WORD	170000H - 177FFFH
12	45	32K-WORD	168000H - 16FFFFH
<u> </u>	44	32K-WORD	160000H - 167FFFH
田	43	32K-WORD	158000H - 15FFFFH
13	42	32K-WORD	150000H - 157FFFH
	41	32K-WORD	148000H - 14FFFFH
	40	32K-WORD	140000H - 147FFFH
	39	32K-WORD	138000H - 13FFFFH
	38	32K-WORD	130000H - 137FFFH
	37	32K-WORD	128000H - 12FFFFH
	36	32K-WORD	120000H - 127FFFH
	35	32K-WORD	118000H - 11FFFFH
	34	32K-WORD	110000H - 117FFFH
	33	32K-WORD	108000H - 10FFFFH
	32	32K-WORD	_100000H - 107FFFH

	31	32K-WORD	0F8000H - 0FFFFFH
	30	32K-WORD	0F0000H - 0F7FFFH
	29	32K-WORD	0E8000H - 0EFFFFH
	28	32K-WORD	0E0000H - 0E7FFFH
	27	32K-WORD	0D8000H - 0DFFFFH
	26	32K-WORD	0D0000H - 0D7FFFH
	25	32K-WORD	0C8000H - 0CFFFFH
	24	32K-WORD	0C0000H - 0C7FFFH
1_	23	32K-WORD	0B8000H - 0BFFFFH
1 🖾	22	32K-WORD	0B0000H - 0B7FFFH
Z	21	32K-WORD	0A8000H - 0AFFFFH
PLANE0 (UNIFORM PLANE)	20	32K-WORD	0A0000H - 0A7FFFH
ΙZ	19	32K-WORD	098000H - 09FFFFH
1=	18	32K-WORD	090000H - 097FFFH
1⋦	17	32K-WORD	088000H - 08FFFFH
15	16	32K-WORD	080000H - 087FFFH
正	15	32K-WORD	078000H - 07FFFFH
17	14	32K-WORD	070000H - 077FFFH
15	13	32K-WORD	068000H - 06FFFFH
$1 \simeq$	12	32K-WORD	060000H - 067FFFH
IЖ	11	32K-WORD	058000H - 05FFFFH
	10	32K-WORD	050000H - 057FFFH
 ₹	9	32K-WORD	048000H - 04FFFFH
ΙZ	8	32K-WORD	040000H - 047FFFH
1-	7	32K-WORD	038000H - 03FFFFH
	6	32K-WORD	030000H - 037FFFH
	5	32K-WORD	028000H - 02FFFFH
	4	32K-WORD	020000H - 027FFFH
	3	32K-WORD	018000H - 01FFFFH
	2	32K-WORD	010000H - 017FFFH
	11	32K-WORD	008000H - 00FFFFH
	0	32K-WORD	000000H - 007FFFH



6.4.2 Memory Map - F₂ Selected

Memory Area selected by BS="0"

Selected by BS="0" (Bank0)

BLOCK NUMBER ADDRESS RANGE

	CILITOTILE	
134	32K-WORD	3F8000H - 3FFFFFH
133	32K-WORD	3F0000H - 3F7FFFH
132	32K-WORD	3E8000H - 3EFFFFH
131	32K-WORD	3E0000H - 3E7FFFH
130	32K-WORD	3D8000H - 3DFFFFH
129	32K-WORD	3D0000H - 3D7FFFH
128	32K-WORD	3C8000H - 3CFFFFH
127	32K-WORD	3C0000H - 3C7FFFH
126	32K-WORD	3B8000H - 3BFFFFH
125	32K-WORD	3B0000H - 3B7FFFH
124	32K-WORD	3A8000H - 3AFFFFH
123	32K-WORD	3A0000H - 3A7FFFH
122	32K-WORD	398000H - 39FFFFH
121	32K-WORD	390000H - 397FFFH
120	32K-WORD	388000H - 38FFFFH
119	32K-WORD	380000H - 387FFFH
118	32K-WORD	378000H - 37FFFFH
117	32K-WORD	370000H - 377FFFH
116	32K-WORD	368000H - 36FFFFH
115	32K-WORD	360000H - 367FFFH
114	32K-WORD	358000H - 35FFFFH
113	32K-WORD	350000H - 357FFFH
112	32K-WORD	348000H - 34FFFFH
111	32K-WORD	340000H - 347FFFH
110	32K-WORD	338000H - 33FFFFH
109	32K-WORD	330000H - 337FFFH
108	32K-WORD	328000H - 32FFFFH
107	32K-WORD	320000H - 327FFFH
106	32K-WORD	318000H - 31FFFFH
105	32K-WORD	310000H - 317FFFH
104	32K-WORD	308000H - 30FFFFH
103	32K-WORD	300000H - 307FFFH
	133 132 131 130 129 128 127 126 125 124 123 122 121 120 119 118 117 116 115 114 110 109 108 107 106 105 104	133 32K-WORD 132 32K-WORD 131 32K-WORD 131 32K-WORD 130 32K-WORD 129 32K-WORD 127 32K-WORD 126 32K-WORD 127 32K-WORD 128 32K-WORD 120 32K-WORD 121 32K-WORD 122 32K-WORD 123 32K-WORD 124 32K-WORD 125 32K-WORD 126 32K-WORD 127 32K-WORD 128 32K-WORD 129 32K-WORD 110 32K-WORD 110 32K-WORD 111 32K-WORD 111 32K-WORD 112 32K-WORD 113 32K-WORD 114 32K-WORD 115 32K-WORD 116 32K-WORD 117 32K-WORD 110 32K-WORD

	102	32K-WORD	2F8000H - 2FFFFFH
	101	32K-WORD	2F0000H - 2F7FFFH
	100	32K-WORD	2E8000H - 2EFFFFH
l i	99	32K-WORD	2E0000H - 2E7FFFH
li	98	32K-WORD	2D8000H - 2DFFFFH
li	97	32K-WORD	2D0000H - 2D7FFFH
li	96	32K-WORD	2C8000H - 2CFFFFH
li	95	32K-WORD	2C0000H - 2C7FFFH
_	94	32K-WORD	2B8000H - 2BFFFFH
回门	93	32K-WORD	2B0000H - 2B7FFFH
Z	92	32K-WORD	2A8000H - 2AFFFFH
PLANE2 (UNIFORM PLANE	91	32K-WORD	2A0000H - 2A7FFFH
\Box	90	32K-WORD	298000H - 29FFFFH
	89	32K-WORD	290000H - 297FFFH
121	88	32K-WORD	288000H - 28FFFFH
15 1	87	32K-WORD	280000H - 287FFFH
	86	32K-WORD	278000H - 27FFFFH
IZI	85	32K-WORD	270000H - 277FFFH
	84	32K-WORD	268000H - 26FFFFH
$\begin{bmatrix} 2 \end{bmatrix}$	83	32K-WORD	260000H - 267FFFH
国	82	32K-WORD	258000H - 25FFFFH
Z	81	32K-WORD	250000H - 257FFFH
🍕	80	32K-WORD	248000H - 24FFFFH
ᆸ	79	32K-WORD	240000H - 247FFFH
_	78	32K-WORD	238000H - 23FFFFH
	77	32K-WORD	230000H - 237FFFH
	76	32K-WORD	228000H - 22FFFFH
	75	32K-WORD	220000H - 227FFFH
	74	32K-WORD	218000H - 21FFFFH
	73	32K-WORD	210000H - 217FFFH
	72	32K-WORD	208000H - 20FFFFH
	71	32K-WORD	200000H - 207FFFH

	70	32K-WORD	11F8000H - 1FFFFFH
	69	32K-WORD	1F0000H - 1F7FFFH
	68	32K-WORD	1E8000H - 1EFFFFH
	67	32K-WORD	1E0000H - 1E7FFFH
	66	32K-WORD	1D8000H - 1DFFFFH
	65	32K-WORD	1D0000H - 1D7FFFH
	64	32K-WORD	1C8000H - 1CFFFFH
	63	32K-WORD	1C0000H - 1C7FFFH
(FT)	62	32K-WORD	1B8000H - 1BFFFFH
尼	61	32K-WORD	1B0000H - 1B7FFFH
\mathbb{A}	60	32K-WORD	1A8000H - 1AFFFFH
Ţ	59	32K-WORD	1A0000H - 1A7FFFH
[F	58	32K-WORD	198000H - 19FFFFH
\geq	57	32K-WORD	190000H - 197FFFH
PLANE1 (UNIFORM PLANE)	56	32K-WORD	188000H - 18FFFFH
lE.	55	32K-WORD	180000H - 187FFFH
ΙĦ	54	32K-WORD	178000H - 17FFFFH
15	53	32K-WORD	170000H - 177FFFH
	52	32K-WORD	168000H - 16FFFFH
17	51	32K-WORD	160000H - 167FFFH
ΙΞ	50	32K-WORD	158000H - 15FFFFH
\mathbb{A}	49	32K-WORD	150000H - 157FFFH
Ţ	48	32K-WORD	148000H - 14FFFFH
1	47	32K-WORD	140000H - 147FFFH
	46	32K-WORD	138000H - 13FFFFH
	45	32K-WORD	130000H - 137FFFH
	44	32K-WORD	128000H - 12FFFFH
	43	32K-WORD	120000H - 127FFFH
	42	32K-WORD	118000H - 11FFFFH
	41	32K-WORD	110000H - 117FFFH
	40	32K-WORD	108000H - 10FFFFH
	39	32K-WORD	100000H - 107FFFH

	38	32K-WORD	0F8000H - 0FFFFFH
	37	32K-WORD	0F0000H - 0F7FFFH
	36	32K-WORD	0E8000H - 0EFFFFH
	35	32K-WORD	0E0000H - 0E7FFFH
	34	32K-WORD	0D8000H - 0DFFFFH
	33	32K-WORD	0D0000H - 0D7FFFH
	32	32K-WORD	0C8000H - 0CFFFFH
	31	32K-WORD	0C0000H - 0C7FFFH
	30	32K-WORD	0B8000H - 0BFFFFH
	29	32K-WORD	0B0000H - 0B7FFFH
-	28	32K-WORD	0A8000H - 0AFFFFH
7	27	32K-WORD	0A0000H - 0A7FFFH
7	26	32K-WORD	098000H - 09FFFFH
ĭ	25	32K-WORD	090000H - 097FFFH
PLANEU (PAKAMETEK PLANE	24	32K-WORD	088000H - 08FFFFH
5	23	32K-WORD	080000H - 087FFFH
4	22	32K-WORD	078000H - 07FFFFH
į	21	32K-WORD	070000H - 077FFFH
-	20	32K-WORD	068000H - 06FFFFH
₫	19	32K-WORD	060000H - 067FFFH
4	18	32K-WORD	058000H - 05FFFFH
ζ	17	32K-WORD	050000H - 057FFFH
ユ	16	32K-WORD	048000H - 04FFFFH
3	15	32K-WORD	040000H - 047FFFH
Z	14	32K-WORD	038000H - 03FFFFH
7	13	32K-WORD	030000H - 037FFFH
j	12	32K-WORD	028000H - 02FFFFH
4	11	32K-WORD	020000H - 027FFFH
	10	32K-WORD	018000H - 01FFFFH
	9	32K-WORD	010000H - 017FFFH
	8	32K-WORD	008000H - 00FFFFH
	7	4K-WORD	007000H - 007FFFH
	6	4K-WORD	006000H - 006FFFH
	5	4K-WORD	005000H - 005FFFH
	4	4K-WORD	004000H - 004FFFH
	3	4K-WORD	003000H - 003FFFH
	2	4K-WORD	002000H - 002FFFH
	1	4K-WORD	001000H - 001FFFH
	0	4K-WORD	000000H - 000FFFH



Memory Area selected by BS="1"

BLOCK NUMBER ADDRESS RANGE

	134	4K-WORD	3FF000H - 3FFFFFH
	133	4K-WORD	3FE000H - 3FEFFFH
	132	4K-WORD	3FD000H - 3FDFFFH
	131	4K-WORD	3FC000H - 3FCFFFH
	130	4K-WORD	3FB000H - 3FBFFFH
	129	4K-WORD	3FA000H - 3FAFFFH
	128	4K-WORD	3F9000H - 3F9FFFH
	127	4K-WORD	3F8000H - 3F8FFFH
	126	32K-WORD	3F0000H - 3F7FFFH
	125	32K-WORD	3E8000H - 3EFFFFH
(E)	124	32K-WORD	3E0000H - 3E7FFFH
岂	123	32K-WORD	3D8000H - 3DFFFFH
[₹	122	32K-WORD	3D0000H - 3D7FFFH
برا	121	32K-WORD	3C8000H - 3CFFFFH
l 	120	32K-WORD	3C0000H - 3C7FFFH
兴	119	32K-WORD	3B8000H - 3BFFFFH
l#	118	32K-WORD	3B0000H - 3B7FFFH
闰	117	32K-WORD	3A8000H - 3AFFFFH
PLANE3 (PARAMETER PLANE)	116	32K-WORD	3A0000H - 3A7FFFH
	115	32K-WORD	398000H - 39FFFFH
~	114	32K-WORD	390000H - 397FFFH
~	113	32K-WORD	388000H - 38FFFFH
	112	32K-WORD	380000H - 387FFFH
[Π]	111	32K-WORD	378000H - 37FFFFH
15	110	32K-WORD	370000H - 377FFFH
[₹	109	32K-WORD	368000H - 36FFFFH
ΙŢ	108	32K-WORD	360000H - 367FFFH
124	107	32K-WORD	358000H - 35FFFFH
	106	32K-WORD	350000H - 357FFFH
	105	32K-WORD	348000H - 34FFFFH
	104	32K-WORD	340000H - 347FFFH
	103	32K-WORD	338000H - 33FFFFH
	102	32K-WORD	330000H - 337FFFH
	101	32K-WORD	328000H - 32FFFFH
	100	32K-WORD	320000H - 327FFFH
	99	32K-WORD	318000H - 31FFFFH
l	98	32K-WORD	310000H - 317FFFH
l	97	32K-WORD	308000H - 30FFFFH
l	96	32K-WORD	300000H - 307FFFH

	95	32K-WORD	2F8000H - 2FFFFFH
	94	32K-WORD	2F0000H - 2F7FFFH
	93	32K-WORD	2E8000H - 2EFFFFH
	92	32K-WORD	2E0000H - 2E7FFFH
	91	32K-WORD	2D8000H - 2DFFFFH
	90	32K-WORD	2D0000H - 2D7FFFH
	89	32K-WORD	2C8000H - 2CFFFFH
	88	32K-WORD	2C0000H - 2C7FFFH
	87	32K-WORD	2B8000H - 2BFFFFH
Έ	86	32K-WORD	2B0000H - 2B7FFFH
PLANE2 (UNIFORM PLANE	85	32K-WORD	2A8000H - 2AFFFFH
Ϋ́	84	32K-WORD	2A0000H - 2A7FFFH
ΡΙ	83	32K-WORD	298000H - 29FFFFH
V	82	32K-WORD	290000H - 297FFFH
\₹	81	32K-WORD	288000H - 28FFFFH
OI	80	32K-WORD	280000H - 287FFFH
E	79	32K-WORD	278000H - 27FFFFH
Ξ	78	32K-WORD	270000H - 277FFFH
U	77	32K-WORD	268000H - 26FFFFH
) [76	32K-WORD	260000H - 267FFFH
E	75	32K-WORD	258000H - 25FFFFH
\mathbf{Z}	74	32K-WORD	250000H - 257FFFH
Α	73	32K-WORD	248000H - 24FFFFH
ΡI	72	32K-WORD	240000H - 247FFFH
	71	32K-WORD	238000H - 23FFFFH
	70	32K-WORD	230000H - 237FFFH
	69	32K-WORD	228000H - 22FFFFH
	68	32K-WORD	220000H - 227FFFH
	67	32K-WORD	218000H - 21FFFFH
	66	32K-WORD	210000H - 217FFFH
	65	32K-WORD	208000H - 20FFFFH
	64	32K-WORD	200000H - 207FFFH

Selected by BS="1" (Bank1)

			_
	63	32K-WORD	1F8000H - 1FFFFFH
	62	32K-WORD	1F0000H - 1F7FFFH
	61	32K-WORD	1E8000H - 1EFFFFH
	60	32K-WORD	1E0000H - 1E7FFFH
	59	32K-WORD	1D8000H - 1DFFFFH
	58	32K-WORD	1D0000H - 1D7FFFH
	57	32K-WORD	1C8000H - 1CFFFFH
	56	32K-WORD	1C0000H - 1C7FFFH
	55	32K-WORD	1B8000H - 1BFFFFH
周	54	32K-WORD	1B0000H - 1B7FFFH
	53	32K-WORD	1A8000H - 1AFFFFH
تدا	52	32K-WORD	1A0000H - 1A7FFFH
<u> </u>	51	32K-WORD	198000H - 19FFFFH
l⋝	50	32K-WORD	190000H - 197FFFH
PLANE1 (UNIFORM PLANE)	49	32K-WORD	188000H - 18FFFFH
9	48	32K-WORD	180000H - 187FFFH
出	47	32K-WORD	178000H - 17FFFFH
Z	46	32K-WORD	170000H - 177FFFH
12	45	32K-WORD	168000H - 16FFFFH
<u> </u>	44	32K-WORD	160000H - 167FFFH
田	43	32K-WORD	158000H - 15FFFFH
13	42	32K-WORD	150000H - 157FFFH
	41	32K-WORD	148000H - 14FFFFH
ΙŒ	40	32K-WORD	140000H - 147FFFH
	39	32K-WORD	138000H - 13FFFFH
	38	32K-WORD	130000H - 137FFFH
	37	32K-WORD	128000H - 12FFFFH
	36	32K-WORD	120000H - 127FFFH
	35	32K-WORD	118000H - 11FFFFH
	34	32K-WORD	110000H - 117FFFH
	33	32K-WORD	108000H - 10FFFFH
	32	32K-WORD	100000H - 107FFFH

	31	32K-WORD	0F8000H - 0FFFFFH
	30	32K-WORD	0F0000H - 0F7FFFH
	29	32K-WORD	0E8000H - 0EFFFFH
	28	32K-WORD	0E0000H - 0E7FFFH
	27	32K-WORD	0D8000H - 0DFFFFH
	26	32K-WORD	0D0000H - 0D7FFFH
	25	32K-WORD	0C8000H - 0CFFFFH
	24	32K-WORD	0C0000H - 0C7FFFH
1_	23	32K-WORD	0B8000H - 0BFFFFH
1🖂	22	32K-WORD	0B0000H - 0B7FFFH
	21	32K-WORD	0A8000H - 0AFFFFH
PLANE0 (UNIFORM PLANE	20	32K-WORD	0A0000H - 0A7FFFH
ΙZ	19	32K-WORD	098000H - 09FFFFH
1=	18	32K-WORD	090000H - 097FFFH
1⋦	17	32K-WORD	088000H - 08FFFFH
15	16	32K-WORD	080000H - 087FFFH
ΙĔ	15	32K-WORD	078000H - 07FFFFH
12	14	32K-WORD	070000H - 077FFFH
15	13	32K-WORD	068000H - 06FFFFH
$1 \simeq$	12	32K-WORD	060000H - 067FFFH
lΞ	11	32K-WORD	058000H - 05FFFFH
	10	32K-WORD	050000H - 057FFFH
ΙÝ	9	32K-WORD	048000H - 04FFFFH
17	8	32K-WORD	040000H - 047FFFH
1	7	32K-WORD	038000H - 03FFFFH
	6	32K-WORD	030000H - 037FFFH
	5	32K-WORD	028000H - 02FFFFH
	4	32K-WORD	020000H - 027FFFH
	3	32K-WORD	018000H - 01FFFFH
	2	32K-WORD	010000H - 017FFFH
	11	32K-WORD	008000H - 00FFFFH
	0	32K-WORD	0000000H - 007FFFH



6.5 DC Electrical Characteristics for Flash Memory

DC Electrical Characteristics

 $(T_A = -30$ °C to +85°C, $V_{CC} = 2.7V$ to 3.1V)

							(-A	
Symbol	Para	ameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
C_{IN}	Input Capacitance		4			7	pF	$V_{IN} = 0V, f = 1MHz, T_A = 25$ °C
C _{IO}	I/O Capacitance		4			10	pF	$V_{I/O} = 0V$, f = 1MHz, $T_A = 25$ °C
I_{LI}	Input Leakage Cur				±1	μΑ	$V_{IN} = V_{CC}$ or GND	
I_{LO}	Output Leakage C	urrent				±1	μΑ	$V_{OUT} = V_{CC}$ or GND
I_{CCS}	V _{CC} Standby Curr	ent	1, 9		8	40	μΑ	$\begin{aligned} &V_{\underline{CC}} = V_{\underline{CC}} \text{ Max.,} \\ &F \overline{-CE} = F \overline{-RST} = V_{\underline{CC}} \pm 0.2V, \\ &\overline{WP}/A_{\underline{CC}} = V_{\underline{CC}} \text{ or GND} \end{aligned}$
I _{CCAS}	V _{CC} Automatic Po	wer Savings Current	1, 3, 6		8	40	μΑ	$V_{CC} = V_{CC} \text{ Max.,}$ $F \overline{-CE} = \text{GND } \pm 0.2 \text{V,}$ $\overline{WP}/A_{CC} = V_{CC} \text{ or GND}$
I _{CCD}	V _{CC} Reset Power-Down Current		1		8	40	μА	$F-\overline{RST} = GND \pm 0.2V$ $I_{OUT} (F-RY/\overline{BY}) = 0mA$
T	Average V _{CC} Read Current Normal Mode		1, 6, 8		15	30	mA	$V_{CC} = V_{CC} Max.,$ $F-\overline{CE} = V_{IL}, \overline{OE} = V_{IH}, f = 5MHz$
I_{CCR}	Average V _{CC} Read Current Page Mode	8 Word Read	1, 6, 8		10	15	mA	$I_{OUT} = 0$ mA
ī	V (Daga Duffar				40	120	mA	$\overline{WP}/A_{CC} = V_{ACCH1}$
I_{CCW}	V _{CC} (Page Buffer)) Program Current	1, 4, 7, 8		20	40	mA	$\overline{\mathrm{WP}}/\mathrm{A_{CC}} = \mathrm{V_{ACCH2}}$
т	V _{CC} Block Erase, Bank Erase Current		1, 4, 7, 8		20	60	mA	$\overline{\mathrm{WP}}/\mathrm{A_{CC}} = \mathrm{V_{ACCH1}}$
I_{CCE}			1, 4, 7, 8		8	20	mA	$\overline{\mathrm{WP}}/\mathrm{A_{CC}} = \mathrm{V_{ACCH2}}$
I _{CCWS} I _{CCES}	V _{CC} (Page Buffer) Block Erase Suspe		1, 2, 8		20	400	μΑ	$F-\overline{CE} = V_{IH}$
${\rm I}_{\rm ACCS} \\ {\rm I}_{\rm ACCR}$	WP/A _{CC} Standby	or Read Current	1, 5, 8		4	10	μА	$\overline{WP}/A_{CC} \le V_{CC}$
Ī	WP/A _{CC} (Page	Buffer) Program	1,4,5,7,8		4	10	μΑ	$\overline{WP}/A_{CC} = V_{ACCH1}$
I_{ACCW}	Current		1,4,5,7,8		20	60	mA	$\overline{WP}/A_{CC} = V_{ACCH2}$
T.	WP/A _{CC} Block Er	rase, Bank	1,4,5,7,8		4	10	μΑ	$\overline{\text{WP}}/\text{A}_{\text{CC}} = \text{V}_{\text{ACCH1}}$
I_{ACCE}	Erase Current		1,4,5,7,8		10	30	mA	$\overline{\text{WP}}/\text{A}_{\text{CC}} = \text{V}_{\text{ACCH2}}$
I	WP/A _{CC} (Page Bu	ıffer) Program	1, 5, 8		4	10	μА	$\overline{\text{WP}}/\text{A}_{\text{CC}} = \text{V}_{\text{ACCH1}}$
I _{ACCWS}	Suspend Current		1, 5, 8		50	400	μΑ	$\overline{WP}/A_{CC} = V_{ACCH2}$
ī	WD/A Plack Fr	rase Suspend Current	1, 5, 8		4	10	μΑ	$\overline{\text{WP}}/\text{A}_{\text{CC}} = \text{V}_{\text{ACCH1}}$
I _{ACCES}	WE/ACC BLOCK EL	ase suspend Current	1, 5, 8		50	400	μΑ	$\overline{WP}/A_{CC} = V_{ACCH2}$

DC Electrical Characteristics (Continue)

 $(T_A = -30^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V_{IL}	Input Low Voltage	4	-0.4		0.4	V	
V _{IH}	Input High Voltage	4	2.4		VCC +0.4	V	
V _{OL}	Output Low Voltage	4, 9			0.2	V	$V_{CC} = V_{CC} Min,$ $I_{OL} = 100 \mu A$
V _{OH}	Output High Voltage	4	VCC -0.2			V	$I_{OH} = 100 \mu A$
	WP/A _{CC} during Block Erase, Bank Erase, (Page Buffer) Program Operations	5	-0.4	3	3.1	V	
	WP/A _{CC} during Block Erase, Bank Erase, (Page Buffer) Program Operations	5	11.7	12	12.3	V	
V _{LKO}	V _{CC} Lockout Voltage		1.5			V	

Notes:

- 1. All currents are in RMS unless otherwise noted. Typical values are the reference values at $V_{CC} = 3.0V$ and $T_A = +25^{\circ}C$ unless V_{CC} is specified.
- 2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW} . If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR} .
- 3. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVOV}) provide new data when addresses are changed.
- 4. Sampled, not 100% tested.
- 5. Applying $12V\pm0.3V$ to \overline{WP}/A_{CC} provides fast erasing or fast programming mode. In this mode, \overline{WP}/A_{CC} is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.

Applying $12V\pm0.3V$ to \overline{WP}/A_{CC} during erase/program can only be done for a maximum of 1,000 cycles on each block. \overline{WP}/A_{CC} may be connected to $12V\pm0.3V$ for a total of 80 hours maximum.

- 6. Never hold F_1 - \overline{CE} low and F_2 - \overline{CE} low at the same timing.
- 7. F₁ and F₂ should not be operated at the same timing to Block erase, bank erase, (page buffer) program.
- 8. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.
- 9. Includes F-RY/BY



6.6 AC Electrical Characteristics for Flash Memory

6.6.1 AC Test Conditions (1)

Input Pulse Level	0 V to 2.7 V
Input Rise and Fall Time	5 ns
Input and Output Timing Ref. level	$1/2~{ m V_{CC}}$
Output Load	1TTL +C _L (50pF)

Notes:

1. The capacitance in a chip is not included.

6.6.2 Read Cycle

 $(T_A = -30^{\circ}\text{C to } +85^{\circ}\text{C}, V_{CC} = 2.7\text{V to } 3.1\text{V})$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		70		ns
t _{AVQV}	Address to Output Delay			70	ns
t _{BLQV}	BS to Output Delay			70	ns
$t_{\rm ELQV}$	F-CE to Output Delay	2		70	ns
t _{APA}	Page Address Access Time			35	ns
$t_{\rm GLQV}$	OE to Output Delay	2		20	ns
t _{PHQV}	F-RST High to Output Delay			150	ns
$t_{\rm EHQZ}, t_{\rm GHQZ}$	F-\overline{CE} or \overline{OE} to Output in High-Z, Whichever Occurs First	1		20	ns
$t_{\rm ELQX}$	F-\overline{CE} to Output in Low-Z	1	0		ns
t _{GLQX}	OE to Output in Low-Z	1	0		ns
t _{OH}	Output Hold from First Occurring Address, F-\overline{CE} or \overline{OE} Change	1	0		ns
t _{AVEL} , t _{AVGL}	Address Setup to F-\overline{CE} and \overline{OE} Going Low for Reading Status Register	3,5	10		ns
$t_{\rm ELAX}, t_{\rm GLAX}$	Address Hold from F-CE and OE Going Low for Reading Status Register	4,5	30		ns
$t_{\rm EHEL}$, $t_{\rm GHGL}$	F-CE and OE Pulse Width High for Reading Status Register	5	20		ns
t _{AVBV}	Address Setup to BS (Bank Select) for Reading Status Register	6	10		ns
t _{BVAX}	Address Hold from BS (Bank Select) for Reading Status Register	6	30		ns
t_{BVBV}	BS Pulse Width High for Reading Status Register	6	20		ns

- 1. Sampled, not 100% tested.
- 2. \overline{OE} may be delayed up to $t_{ELQV} t_{GLQV}$ after the falling edge of F- \overline{CE} without impact to t_{ELQV} .
- 3. Address setup time (t_{AVEL}, t_{AVGL}) is defined from the falling edge of F- \overline{CE} or \overline{OE} (whichever goes low last).
- 4. Address hold time (t_{ELAX}, t_{GLAX}) is defined from the falling edge of F- \overline{CE} or \overline{OE} (whichever goes low last).
- 5. Specifications t_{AVEL} , t_{AVGL} , t_{ELAX} , t_{GLAX} and t_{EHEL} , t_{GHGL} for read operations apply to only status register read operations.
- 6. Specifications t_{AVBV} , t_{BVAX} and t_{BVBV} for read operations apply to only status register read operations.



6.6.3 Write Cycle (WE / F-CE Controlled) (1, 2)

 $(T_A = -30$ °C to +85°C, $V_{CC} = 2.7$ V to 3.1V)

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		70		ns
t _{PHWL} (t _{PHEL})	F-RST High Recovery to WE (F-CE) Going Low	3	150		ns
$t_{\rm BLWL},t_{\rm WLBL}$	BS Setup to WE Going Low		0		ns
t _{ELWL} (t _{WLEL})	F-\overline{\overline{\text{WE}}}\) Setup to \overline{\text{WE}}\) (F-\overline{\text{CE}}\) Going Low	4	0		ns
t _{WLWH} (t _{ELEH})	WE (F-CE) Pulse Width	4	50		ns
t _{DVWH} (t _{DVEH})	Data Setup to WE (F-CE) Going High	8	40		ns
t _{AVWH} (t _{AVEH})	Address Setup to WE (F-CE) Going High	8	50		ns
t _{BVWH} (t _{BVEH})	BS Setup to WE (F-CE) Going High		50		ns
t _{WHBH} , t _{WHBL}	BS Hold from WE High		0		ns
$t_{WHEH} (t_{EHWH})$	F - $\overline{\text{CE}}$ ($\overline{\text{WE}}$) Hold from $\overline{\text{WE}}$ (F - $\overline{\text{CE}}$) High		0		ns
$t_{WHDX} (t_{EHDX})$	Data Hold from WE (F-CE) High		0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from WE (F-CE) High		0		ns
$t_{\mathrm{WHBX}} (t_{\mathrm{EHBX}})$	BS Hold from WE (F-CE) Going High		0		ns
t _{WHWL} (t _{EHEL})	WE (F-CE) Pulse Width High	5	20		ns
t _{VVWH} (t _{VVEH})	WP/A _{CC} Setup to WE (F-CE) Going High	3	200		ns
t _{WHGL} (t _{EHGL})	Write Recovery before Read		30		ns
t _{QVVL}	WP/A _{CC} Hold from Valid SRD, F-RY/BY High-Z	3, 6	0		ns
t _{WHR0} (t _{EHR0})	WE (F-CE) High to SR.7 Going "0"	3, 7		t _{AVQV} +50	ns
$t_{WHRL} (t_{EHRL})$	WE (F-CE) High to F-RY/BY Going Low	3		100	ns

- 1. The timing characteristics for reading the status register during block erase, bank erase, (page buffer) program operations are the same as during read-only operations. See the AC Characteristics for read cycle.
- 2. A write operation can be initiated and terminated with either F- $\overline{\text{CE}}$ or $\overline{\text{WE}}$.
- 3. Sampled, not 100% tested.
- 4. Write pulse width (t_{WP}) is defined from the falling or rising edge of BS or the falling edge of F- \overline{CE} or \overline{WE} (whichever occurs last) to the rising or falling edge of BS or the rising edge of F- \overline{CE} or \overline{WE} (whichever occurs first). Hence, $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{BLH}=t_{WLBH}=t_{BLWH}$.
- 5. Write pulse width high (t_{WPH}) is defined from the rising edge of F- $\overline{\text{CE}}$ or $\overline{\text{WE}}$ (whichever goes high first) to the falling edge of F- $\overline{\text{CE}}$ or $\overline{\text{WE}}$ (whichever goes low last). Hence, $t_{WPH} = t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL}$.
- 6. WP/A_{CC} should be held at WP/A_{CC}=V_{ACCH1/2} until determination of block erase, bank erase, (page buffer) program success (SR.1/3/4/5=0).
- 7. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes command= t_{AVOV} +100ns.
- 8. See 6.2.1 Command Definitions for valid address and data for block erase, bank erase, (page buffer) program or lock bit configuration.



 $6.6.4\,$ Block Erase, Bank Erase, (Page Buffer) Program Performance $^{(3)}$


 $(T_A = -30$ °C to +85°C, $V_{CC} = 2.7$ V to 3.1V)

			Page Buffer	$\overline{\mathrm{WP}}/\mathrm{A_{CC}}=\mathrm{V_{ACCH1}}$			$\overline{\mathrm{WP}}/\mathrm{A_{CC}}=\mathrm{V_{ACCH2}}$			
Symbol	Parameter	Notes	S Command is Used or not Used	Min.	Typ. ⁽¹⁾	Max. ⁽²⁾	Min.	Typ. ⁽¹⁾	Max. ⁽²⁾	Unit
t_{WPB}	4K-Word Parameter Block Program	2	Not Used		0.05	0.3		0.04	0.12	s
WPB	Time	2	Used		0.03	0.12		0.02	0.06	s
t	32K-Word Main Block Program	2	Not Used		0.38	2.4		0.31	1	S
t_{WMB}	Time	2	Used		0.24	1		0.17	0.5	S
t _{WHQV1} /	Word Dragues Times	2	Not Used		11	200		9	185	μs
t _{EHQV1} Word Program Time		2	Used		7	100		5	90	μs
$t_{\mathrm{WHQV2}}/$ t_{EHQV2}	4K-Word Parameter Block Erase Time	2	-		0.3	4		0.2	4	s
t _{WHQV3} / t _{EHQV3}	32K-Word Main Block Erase Time	2	-		0.6	5		0.5	5	s
	Bank Erase Time	2			80	700		65	700	S
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs

- 1. Typical values measured at V_{CC} =3.0V, \overline{WP}/A_{CC} =3.0V or 12V, and T_A =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
- 2. Excludes external system-level overhead.
- 3. Sampled, but not 100% tested.
- 4. A latency time is required from writing suspend command (WE or F-CE going high) until SR.7 going "1" or F-RY/BY going High-Z.
- 5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.


6.6.5 Flash Memory AC Characteristics Timing Chart

AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier Codes or Query Code






AC Waveform for Asynchronous 4-Word Page Mode Read Operations from Main Blocks or Parameter Blocks




29

AC Waveform for Asynchronous 8-Word Page Mode Read Operations from Main Blocks or Parameter Blocks

LRS1830




AC Waveform for Write Operations (WE / F-CE) 1 (WP/ACC : VACCH1 Selected)



- 1. VCC power-up and standby.
- 2. Write each first cycle command.
- 3. Write each second cycle command or valid address and data.
- 4. Automated erase or program delay.
- 5. Read status register data.
- 6. For read operation, \overrightarrow{OE} and F- \overrightarrow{CE} must be driven active, and \overrightarrow{WE} de-asserted.

AC Waveform for Write Operations (\overline{WE} / F- \overline{CE}) 2 (\overline{WP} /ACC : VACCH2 Selected)



- 1. VCC power-up and standby.
- 2. Write each first cycle command.
- 3. Write each second cycle command or valid address and data.
 4. Automated erase or program delay.
- 5. Read status register data.
- 6. For read operation, \overline{OE} and F- \overline{CE} must be driven active, and \overline{WE} de-asserted.



6.6.6 Reset Operations


$(T_A = -30^{\circ}\text{C to } +85^{\circ}\text{C}, V_{CC} = 2.7\text{V to } 3.3$	2.7V to 3.1V	$V_{CC} = 2$	+85°C,	= -30°C to	(T_{Δ})
--	--------------	--------------	--------	------------	----------------

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{PLPH}	F-RST Low to Reset during Read (F-RST should be low during power-up.)		100		ns
t _{PLRH}	F-RST Low to Reset during Erase or Program			22	μs
t _{VPH}	$V_{CC} = 2.7V$ to F- \overline{RST} High	1, 3, 5	100		ns
t _{VHQV}	$V_{CC} = 2.7V$ to Output Delay	3		1	ms

Notes:

- 1. A reset time, t_{PHQV} , is required from the later of SR.7 (F-RY/ \overline{BY}) going "1" (High-Z) or F- \overline{RST} going high until outputs are valid. See the AC Characteristics read cycle for t_{PHOV} .
- 2. t_{PLPH} is <100ns the device may still reset but this is not guaranteed.
- 3. Sampled, not 100% tested.
- 4. If F-RST asserted while a block erase, bank erase or (page buffer) program operation is not executing, the reset will complete within 100ns.
- 5. When the device power-up, holding F- \overline{RST} low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.

AC Waveform for Reset Operation





7. Smartcombo RAM

7.1 Truth Table

7.1.1 Bus Operation (1)

Smartcombo RAM	Notes	$SC-\overline{CE}_1$	SC-CE ₂	ŌĒ	$\overline{ ext{WE}}$	ĪB	UB	DQ ₀ to Q ₁₅
Read				L	Н	(3	3)	(3)
Output Disable		L		Н	Н	X	X	High - Z
Write			Н	Н	L	(3)		(3)
Cton dher		Н				X	X	
Standby		X		X	X	Н	Н	High - Z
Sleep	2	X	L			X	X	

Notes:

- 1. $L = V_{IL}$, $H = V_{IH}$, X = H or L, High-Z = High impedance. Refer to the DC Characteristics.
- 2. $SC-CE_2$ pin must be fixed to high level except sleep mode.

3. LB, UB Control Mode

LB	$\overline{ ext{UB}}$	DQ_0 to DQ_7	DQ ₈ to DQ ₁₅
L	L	D_{OUT}/D_{IN}	$\mathrm{D}_{\mathrm{OUT}}/\mathrm{D}_{\mathrm{IN}}$
L	Н	D_{OUT}/D_{IN}	High - Z
Н	L	High - Z	D_{OUT}/D_{IN}



7.2 DC Electrical Characteristics for Smartcombo RAM

DC Electrical Characteristics

 $(T_A = -30^{\circ}\text{C to } +85^{\circ}\text{C}, V_{CC} = 2.7\text{V to } 3.1\text{V})$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
C_{IN}	Input Capacitance	1			8	pF	$V_{IN} = 0V$
C _{IO}	I/O Capacitance	1			10	pF	$V_{I/O} = 0V$
I_{LI}	Input Leakage Current				±1	μA	$V_{IN} = V_{CC}$ or GND
I_{LO}	Output Leakage Current				±1	μA	$V_{OUT} = V_{CC}$ or GND
I_{SB}	V _{CC} Standby Current	2			180	μA	$SC-\overline{CE}_1 \ge V_{CC} - 0.2V$, $SC-CE_2 \ge 0.2V$
I _{SLP}	V _{CC} Sleep Mode Current	3			100	μA	$SC-\overline{CE}_1 \ge V_{CC} - 0.2V$, $SC-CE_2 \le 0.2V$
I _{CC1}	V _{CC} Operation Current				50	mA	$t_{\text{CYCLE}} = \text{Min., } I_{\text{I/O}} = 0\text{mA,}$ $\text{SC-}\overline{\text{CE}}_1 = V_{\text{IL}}$
V _{IL}	Input Low Voltage	1	-0.4		0.4	V	
V _{IH}	Input High Voltage	1	2.4		VCC +0.4	V	
V _{OL}	Output Low Voltage	1			$0.2V_{\rm CC}$	V	$I_{OL} = 0.5 \text{mA}$
V _{OH}	Output High Voltage	1	$0.8V_{\rm CC}$			V	$I_{OH} = -0.5 \text{mA}$

- 1. Sampled, not 100% tested.
- 2. Memory cell data is held. (SC-CE₂ = "VIH")
- 3. Memory cell data is not held. (SC-CE₂ = "VIL")




7.3 AC Electrical Characteristic for Smartcombo RAM

7.3.1 AC Test Conditions

Input Pulse Level	$0.2 m V_{CC}$ to $0.8 m V_{CC}$
Input Rise and Fall Time	5 ns
Input and Output Timing Ref. Level	$1/2~{ m V}_{ m CC}$
Output Load	1TTL +C _L (50pF) ^(1, 2)

- 1. Including scope and socket capacitance.
- 2. AC characteristics directed with the note should be measured with the output load shown in below.





7.3.2 Read Cycle

 $(T_A = -30^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{RC}	Read Cycle Time		70		ns
t_{AA}	Address Access Time			70	ns
t _{ACE}	Chip Enable Access Time			70	ns
t_{OE}	Output Enable to Output Valid			45	ns
t_{BE}	Byte Enable Access Time			70	ns
t_{PAA}	Page Access Time			18	ns
t _{OH}	Output Hold from Address Change		5		ns
t _{PRC}	Page Read Cycle Time		18		ns
t _{CLZ}	$SC-\overline{CE}_1$ Low to Output Active		10		ns
t _{OLZ}	OE Low to Output Active		5		ns
$t_{ m BLZ}$	UB or LB Low to Output Active		5		ns
t _{CHZ}	$SC-\overline{CE}_1$ High to Output in High-Z			25	ns
t _{OHZ}	OE High to Output in High-Z			25	ns
t _{BHZ}	UB or LB High to Output in High-Z			25	ns
t _{ASO}	Address Setup to OE Low		0		ns
t _{OHAH}	OE High Level to Address Hold		-5		ns
t _{CHAH}	SC-\overline{CE}_1 High Level to Address Hold		0		ns
t _{BHAH}	LB, UB High Level to Address Hold	2	0		ns
t _{CLOL}	\overline{SC} - \overline{CE}_1 Low Level to \overline{OE} Low Level	1	0	10,000	ns
t _{OLCH}	$\overline{\text{OE}}$ Low Level to SC- $\overline{\text{CE}}_1$ High Level		45		ns
t _{CP}	SC-CE ₁ High Level Pulse Width		10		ns
t _{BP}	LB, UB High Level Pulse Width		10		ns
t _{OP}	OE High Level Pulse Width	1	2	10,000	ns

- 1. t_{CLOL} and t_{OP} (Max.) are applied while SC- \overline{CE}_1 is being hold at low level.
- 2. t_{BHAH} is specified after both \overline{LB} and \overline{UB} are High.



7.3.3 Write Cycle

 $(T_A = -30$ °C to +85°C, $V_{CC} = 2.7$ V to 3.1V)

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{WC}	Write Cycle Time		70		ns
t_{CW}	Chip Enable to End of Write		55		ns
t _{AW}	Address Valid to End of Write		55		ns
t_{BW}	Byte Select Time		55		ns
t_{WP}	Write Pulse Width		50		ns
t _{WR}	Write Recovery Time		0		ns
t _{CP}	SC-CE ₁ High Level Pulse Width		10		ns
t _{BP}	LB, UB High Level Pulse Width		10		ns
t _{WHP}	WE High Pulse Width		10		ns
t _{WHZ}	WE Low to Output in High-Z			25	ns
t _{OW}	WE High to Output Active		15		ns
t _{AS}	Address Setup Time		0		ns
t_{DW}	Input Data Setup Time		30		ns
t _{DH}	Input Data Hold Time		0		ns
t _{OHAH}	OE High Level to Address Hold		-5		ns
t _{CHAH}	SC-CE ₁ High Level to Address Hold		0		ns
t _{BHAH}	LB, UB High Level to Address Hold	2	0		ns
t _{OES}	OE High Level to WE Set	1	0	10,000	ns
t _{OEH}	WE High Level to OE Set	1	10	10,000	ns

- 1. t_{OES} and t_{OEH} (Max.) are applied while SC- \overline{CE}_{1} is being hold at low level.
- 2. t_{BHAH} is specified after both \overline{LB} and \overline{UB} are High.





7.3.4 Initialization

 $(T_A = -30^{\circ}\text{C to } +85^{\circ}\text{C}, V_{CC} = 2.7\text{V to } 3.1\text{V})$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{VHMH}	Power Application to SC-CE ₂ Low Level Hold		50		μs
t _{CHMH}	$SC-\overline{CE}_1$ High Level to $SC-CE_2$ High Level		10		ns
+	Following Power Application $SC-CE_2$ High Level Hold to $SC-\overline{CE}_1$ Low Level		300		μs

7.3.5 Sleep Mode Entry / Exit

 $(T_A = -30^{\circ}\text{C to } +85^{\circ}\text{C}, V_{CC} = 2.7\text{V to } 3.1\text{V})$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{CHML}	Sleep Mode Entry $SC-\overline{CE}_1$ High Level to $SC-CE_2$ Low Level		0		ns
t _{MHCL}	Sleep Mode Exit to Normal Operation $SC-CE_2$ High Level to $SC-\overline{CE}_1$ Low Level		300		μs




7.4 Initialization

Initialize the power application using the following sequence to stabilize internal circuits.


- (1) Following power application, make SC-CE₂ high level after fixing SC-CE₂ to low level for the period of t_{VHMH} . Make SC- \overline{CE}_1 high level before making SC-CE₂ high level.
- (2) $SC-\overline{CE}_1$ and $SC-CE_2$ are fixed to high level for the period of t_{MHCL} .

Normal operation is possible after the completion of initialization.



- 1. Make SC-CE2 low level when starting the power supply.
- 2. t_{VHMH} is specified from when the power supply voltage reaches the prescribed minimum value (Vcc Min.).







7.5 Page Read Operation

7.5.1 Features of Page Read Operation (2)

Features	Notes	8 Words Mode
Page Length		8 words
Page Read-corresponding Addresses		A_2, A_1, A_0
Page Read Start Address		Don't care
Page Direction		Don't care
Interrupt during page read operation	1	Enabled

Notes:

1. An interrupt is output when $SC-\overline{CE}_1$ = High or in case A_3 or a higher address changes.

2. Page Length:

8 words is supported as the page lengths.

Page-Corresponding Addresses:

The page read-enabled addresses are A_2 , A_1 , and A_0 . Fix addresses other than A_2 , A_1 , and A_0 during page read operation.

Page Start Address:

Since random page read is supported, any address (A_2, A_1, A_0) can be used as the page read start address.

Page Direction:

Since random page read is possible, there is not restriction on the page direction.

Interrupt during Page Read Operation:

When generating an interrupt during page read, either make SC- $\overline{\text{CE}}_1$ high level or change A₃ and higher addresses.

When page read is not used:

Since random page read is supported, even when not using page read, random access is possible as usual.



7.6 Mode Register Settings

The sleep mode can be set using the mode register. Since the initial value of the mode register at power application is undefined, be sure to set the mode register after initialization at power application. However, since sleep mode is not entered unless $SC-CE_2 = Low$ when sleep mode is not used, it is not necessary to set the mode register. Moreover, when using page read without using sleep mode, it is not necessary to set the mode register.

7.6.1 Mode Register Setting Method

The mode register setting mode can be entered by successively writing two specific data after two continuous reads of the highest address (1FFFFFH). The mode register setting is a continuous four-cycle operation (two read cycles and two write cycles).

Commands are written to the command register. The command register is used to latch the addresses and data required for executing commands, and it does not have an exclusive memory area.

For the timing chart and flow chart, refer to Mode Register Setting Timing Chart (P.55), Mode Register Setting Flow Chart (P.56).

Following table shows the commands and command sequences.

Command Sequence

Command Sequence	1st Bus Cycle (Read Cycle)		2nd Bus (Read C	•	3rd Bus ((Write C	•	4th Bus Cycle (Write Cycle)	
	Address Data		Address	Data	Address	Data	Address	Data
Sleep Mode	1FFFFFH	-	1FFFFFH	-	1FFFFFH	00H	1FFFFFH	07H

4th Bus Cycle (Write cycle)

DQ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mode Register Setting	0	0	0	0	0	0	0	0	0	0	0	0	0	PL	1	1

Page Length 1 8 word



7.6.2 Cautions for Setting Mode Register

Since, for the mode register setting, the internal counter status is judged by toggling $SC-\overline{CE}_1$ and $S-\overline{OE}$, toggle $SC-\overline{CE}_1$ at every cycle during entry (read cycle twice, write cycle twice), and toggle $S-\overline{OE}$ like $SC-\overline{CE}_1$ at the first and second read cycles.

If incorrect addresses or data are written, or if addresses or data are written in the incorrect order, the setting of the mode register are not performed correctly.


When the highest address (1FFFFFH) is read consecutively three or more times, the mode register setting entries are cancelled.

Once the sleep mode has been set in the mode register, these settings are retained until they are set again, while applying the power supply. However, the mode register setting will become undefined if the power is turned off, so set the mode register again after power application.

For the timing chart and flow chart, refer to Mode Register Setting Timing Chart (P.55), Mode Register Setting Flow Chart (P.56).


7.7 Smartcombo RAM AC Characteristics Timing Chart

Read Cycle Timing Chart 1 (SC-CE1 Controlled)



Note:


Read Cycle Timing Chart 2 (OE Controlled)



LRS1830

Note:


Read Cycle Timing Chart 3 (SC-CE1 / OE Controlled)



Note:




Read Cycle Timing Chart 4 (Address Controlled)




- 1. In read cycle, SC-CE2 and $\overline{\mbox{WE}}$ should be fixed to high level.
- 2. When read cycle time is less than t_{RC} (Min.), the address access time (t_{AA}) is not guaranteed.

Read Cycle Timing Chart 5 (LB / UB Controlled)




Note:

8 Word Page Read Cycle Timing Chart



- 1. In read cycle, SC-CE2 and $\overline{\text{WE}}$ should be fixed to high level.
- 2. \overline{LB} and \overline{UB} are Low level.

Write Cycle Timing Chart 1 (SC-CE1 Controlled))




Notes:

- 1. During address transition, at least one of SC- \overline{CE}_1 , \overline{WE} or \overline{LB} , \overline{UB} pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, SC-CE2 and \overline{OE} should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level SC- $\overline{CE}1$, \overline{WE} , \overline{LB} and/or \overline{UB} .


J

Write Cycle Timing Chart 2 (WE Controlled))




- 1. During address transition, at least one of SC- \overline{CE}_1 , \overline{WE} or \overline{LB} , \overline{UB} pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, SC-CE2 and \overline{OE} should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level SC- $\overline{CE}1$, \overline{WE} , \overline{LB} and/or \overline{UB} .

Write Cycle Timing Chart 3 (WE Controlled))




- 1. During address transition, at least one of SC- $\overline{CE}1$, \overline{WE} or \overline{LB} , \overline{UB} pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, SC-CE2 and \overline{OE} should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level SC- $\overline{CE}1$, \overline{WE} , \overline{LB} and/or \overline{UB} .

Write Cycle Timing Chart 4 (LB / UB Controlled))



- 1. During address transition, at least one of SC- \overline{CE}_1 , \overline{WE} or \overline{LB} , \overline{UB} pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, SC-CE2 and \overline{OE} should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level SC- $\overline{CE}1$, \overline{WE} , \overline{LB} and/or \overline{UB} .

Write Cycle Timing Chart 5 (LB / UB Independent Controlled))




- 1. During address transition, at least one of SC- \overline{CE}_1 , \overline{WE} or \overline{LB} , \overline{UB} pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, SC-CE2 and \overline{OE} should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level SC- \overline{CE}_1 , \overline{WE} , \overline{LB} and/or \overline{UB} .




Mode Register Setting Timing Chart Mode Register Setting trc $t_{ m RC}$ twc $V_{\rm IH}$ ∇ Address 1FFFFFH 1FFFFFH 1FFFFFH 1FFFFFH VIH - $SC-\overline{CE}1$ V_{IL} V_{IH} - $\overline{\text{OE}}$ V_{IL} twr twp twp twr V_{IH} . $\overline{\text{WE}}$ V_{IL} **t**DH V_{IH} DIN xxxxHxxxxH $V_{\text{IL}} \\$ VIH - $\overline{\mathrm{UB}}$ $\overline{\text{LB}}$ V_{IL} .











SHARP 58 LRS1830

7. Notes

This product is a stacked CSP package that a 128M (x16) bit Flash Memory, a 128M (x16) bit Flash Memory and 32M (x16) bit Smartcombo RAM are assembled into.

-Supply Power

Maximum difference (between F₁-V_{CC}, F₂-V_{CC} and SC-V_{CC}) of the voltage is less than 0.3V.

-Power Supply and Chip Enable of Flash Memory, Smartcombo RAM

Two or more chips among Flash memory (F₁, F₂), Smartcombo RAM should not be active simultaneously.

If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DQ bus.

Both F₁-V_{CC}, F₂-V_{CC} and SC-V_{CC} are needed to be applied by the recommended supply voltage at the same time except Smartcombo RAM sleep mode.

-Power Up Sequence

When turning on Flash memory power supply, keep F- \overline{RST} low. After F₁,F₂-V_{CC} reaches over 2.7V, keep F- \overline{RST} low for more than 100 nsec.

-Device Decoupling

This is a 3 chips stacked CSP package. When one of the chips is active, others are in standby mode. Therefor, these power supplies should be designed very carefully.

Exclusive power supply pins for each Memory and GND pin need careful decoupling of devices. Especially, note Flash Memory and Smartcombo RAM peak current caused by transition of control signals.

When one of the Flash Memory is in busy mode, (page buffer) program, block erase and Bank erase command should not be inputted to the other (F₁-CE, F₂-CE, SC-CE₁, SC-CE₂).



8. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto \overline{WE} signal or power supply, may be interpreted as false commands and causes undesired memory updating. To protect the data stored in the flash memory against unwanted writing, systems operating with the flash memory should have the following write protect designs, as appropriate:

- The below describes data protection method.
 - 1. Protection of data in each block
 - Any locked block by setting its block lock bit is protected against the data alternation. When WP/A_{CC} is low, any locked-down block by setting its block lock-down bit is protected from lock status changes.
 By using this function, areas can be defined, for example, program area (locked blocks), and data area (unlocked blocks)
 - For detailed block locking scheme, see Section 6.2 Command Definitions for Flash Memory.
 - 2. Protection of data with $F-\overline{RST}$
 - Especially during power transitions such as power-up and power-down, the flash memory enters reset mode by bringing F-RST to low, which inhibits write operation to all blocks.
 - For detailed description on F-RST control, see Section 6.6.6 AC Electrical Characteristics for Flash Memory, Reset Operations.

_							-
	Protection	against	noises	On	W/F	cion	яl
_	1 10000011	agamst	1101303	OH	**	31511	.uı

To prevent the recognition of false commands as write commands, system designer should consider the method for reducing noises on \overline{WE} signal.

60



9. Design Considerations

1. Power Supply Decoupling

To avoid a bad effect to the system by flash memory, Smartcombo RAM power switching characteristics, each device should have a $0.1\mu F$ ceramic capacitor connected between V_{CC} and GND, between \overline{WP}/A_{CC} and GND.

Low inductance capacitors should be placed as close as possible to package leads.

2. WP/A_{CC} Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the \overline{WP}/A_{CC} Power Supply trace. Use similar trace widths and layout considerations given to the V_{CC} power bus.

3. The Inhibition of Overwrite Operation

Please do not execute reprograming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit.

In case of reprograming "0" to the data which has been programed "1".

- •Program "0" for the bit in which you want to change data from "1" to "0".
- •Program "1" for the bit which has already been programed "0".

For example, changing data from "1011110110111101" to "10101101101111100" requires "11101111111111110" programing.

4. Power Supply

Block erase, bank erase, (page buffer) program with an invalid \overline{WP}/A_{CC} (See Chapter 6.5 DC Electrical Characteristics for Flash Memory) produce spurious results and should not be attempted.

Device operations at invalid V_{CC} voltage (See Chapter 6.5 DC Electrical Characteristics for Flash Memory, 7.2 DC Electrical Characteristics for Smartcombo RAM) produce spurious results and should not be attempted.



LRS1830 61

10. Related Document Information⁽¹⁾

Document No.	Document Name
FUM00701	LH28F320BF, LH28F640BF, LH28F128BF Series Appendix

1. International customers should contact their local SHARP or distribution sales offices.



12 Package and packing specification

- 1.Storage Conditions.
 - 1-1. Storage conditions required before opening the dry packing.
 - Normal temperature : $5{\sim}40{\circ}$
 - · Normal humidity: 80% R.H. max.
 - 1-2. Storage conditions required after opening the dry packing.

In order to prevent moisture absorption after opening, ensure the following storage conditions apply:


- (1) Storage conditions for one-time soldering. (Convection reflow*1, IR/Convection reflow.*1)
 - Temperature : 5~25℃
 - · Humidity: 60% R.H. max.
 - · Period: 96 hours max. after opening.
- (2) Storage conditions for two-time soldering. (Convection reflow*1, IR/Convection reflow.*1)
 - a. Storage conditions following opening and prior to performing the 1st reflow.
 - · Temperature: 5~25℃
 - · Humidity: 60% R.H. max.
 - · Period: 96 hours max. after opening.
 - b. Storage conditions following completion of the 1st reflow and prior to performing the 2nd reflow.
 - Temperature : $5\sim25$ °C
 - · Humidity: 60% R.H. max.
 - · Period: 96 hours max. after completion of the 1st reflow.

1-3. Temporary storage after opening.

To re-store the devices before soldering, do so only once and use a dry box or place desiccant (with a blue humidity indicator) with the devices and perform dry packing again using heat-sealing.

The storage period, temperature and humidity must be as follows:

- (1) Storage temperature and humidity.
 - X1: External atmosphere temperature and humidity of the dry packing.



- (2) Storage period.
 - X1+X2: Refer to Section 1-2(1) and (2)a, depending on the mounting method.
 - · Y : Two weeks max.

^{*1:} Air or nitrogen environment.



2. Baking Condition.

- (1) Situations requiring baking before mounting.
 - Storage conditions exceed the limits specified in Section 1-2 or 1-3.
 - Humidity indicator in the desiccant was already red (pink) when opened.

(Also for re-opening.)

- (2) Recommended baking conditions.
 - Baking temperature and period:

 $120+10/-0^{\circ}$ °C for $1\sim3$ hours.

- The above baking conditions apply since the trays are heat-resistant.
- (3) Storage after baking.
 - After baking, store the devices in the environment specified in Section 1-2 and mount immediately.

3. Surface mount conditions.

The following soldering condition are recommended to ensure device quality.

3-1. Soldering.

- (1) Convection reflow or IR/Convection. (one-time soldering or two-time soldering in air or nitrogen environment)
 - · Temperature and period:


Peak temperature of 240°C max., above 230°C for 15 sec. max.

Above 200° for $30 \sim 50$ sec.

Preheat temperature of $140 \sim 160 \degree$ for 90 ± 30 sec.

Temperature increase rate of $1\sim3\%$ /sec.

- · Measuring point: IC package surface.
- · Temperature profile:



- 4. Condition for removal of residual flax.
 - (1) Ultrasonic washing power: 25 watts / liter max.
 - (2) Washing time: Total 1 minute max.
 - (3) Solvent temperature: 15~40°C



5. Package outline specification.

Refer to the attached drawing.

6. Markings.

6-1.Marking details. (The information on the package should be given as follows.)

(1) Product name

: LRS1830

(2) Company name : S

(3) Date code


(Example) YY WW XXX ▶ Denotes the production ref. code (1~3 digits). ightharpoonup Denotes the production week. $(01 \cdot 02 \cdot \sim \cdot 52 \cdot 53)$ ▶ Denotes the production year. (Last two digits of the year.)

6-2. Marking layout.

The layout is shown in the attached drawing.

(However, this layout does not specify the size of the marking character and marking position.)







マークイメージ図 Marking image 矩形タイプ Rectangle type



YYWW XXX



LRS1830



7. Packing Specifications (Dry packing for surface mount packages.)

7-1. Packing materials.

Material name	Material specifications	Purpose	
Inner carton	Cardboard (1440 devices / inner carton	Packing the devices.	
	max.)	(10 trays / inner carton)	
Tray	Conductive plastic (144 devices / tray)	Securing the devices.	
Upper cover tray	Conductive plastic (1 tray / inner carton)	Securing the devices.	
Laminated aluminum	Aluminum polyethylene	Keeping the devices dry.	
bag			
Desiccant	Silica gel	Keeping the devices dry.	
Label	Paper	Indicates part number,	
		quantity, and packed date.	
PP band	Polypropylene (3 pcs. / inner carton)	Securing the devices.	
Outer carton	Cardboard (5760 devices / outer carton	Outer packing.	
	max.)		

(Devices must be placed on the tray in the same direction.)

7-2.Outline dimension of tray.

Refer to the attached drawing.


7-3. Outline dimension of carton.

Refer to the attached drawing.


8. Precautions for use.

- (1) Opening must be done on an anti-ESD treated workbench.
 All workers must also have undergone anti-ESD treatment.
- (2) The trays have undergone either conductive or anti-ESD treatment.


 If another tray is used, make sure it has also undergone conductive or anti-ESD treatment.
- (3) The devices should be mounted the devices within one year of the date of delivery.














8TYP. 4TYP. 00000100000 0000000000000 \bigcirc φ0.30 M SAB φ 0.45±0.05 Φ0.15 M S CD

備考 名称 LFBGA115-P-0914 (LCSP115-P-0914) NAME NOTE 単位 UNIT DRAWING NO. AA2232 mm



LRS1830 Flash MEMORY ERRATA

1. AC Characteristics

PROBLEM

The table below summarizes the AC characteristics.

AC Characteristics - Write Operations

$$V_{CC}=2.7V-3.1V$$

Page	Symbol	Parameter	Min.	Max.	Unit
25	t_{AVAV}	Write Cycle Time	75		ns
25	t _{WHWL} (t _{EHEL})	F-WE (F-CE) Pulse Width High	25		ns

WORKAROUND

System designers should consider these specifications.

STATUS


This is intended to be fixed in future devices.



A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



*1 To prevent the unwanted writes, system designers should consider the design, which applies V_{PP} to 0V during read operations and V_{CCWH1/2} (V_{PPH1/2}) during write or erase operations. See the application note AP-007-SW-E for details.

Figure A-1. AC Timing at Device Power-Up

For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "AC Electrical Characteristics for Flash Memory" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.



A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{VR}	V _{CC} Rise Time	1	0.5	30000	μs/V
t _R	Input Signal Rise Time	1, 2		1	μs/V
t _F	Input Signal Fall Time	1, 2		1	μs/V

NOTES:

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations.



A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC Electrical Characteristics" described in specifications for V_{IH} (Min.) and V_{IL} (Max.).



A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name	
AP-001-SD-E	Flash Memory Family Software Drivers	
AP-006-PT-E	Data Protection Method of SHARP Flash Memory	
AP-007-SW-E	RP#, V _{PP} Electric Potential Switching Circuit	

NOTE:

1. International customers should contact their local SHARP or distribution sales office.



A-3 STATUS REGISTER READ OPERATIONS

If AC timing for reading the status register described in specifications is not satisfied, a system processor can check the status register bit SR.15 instead of SR.7 to determine when the erase or program operation has been completed.

Table A-3-1. Status Register Definition (SR.15 and SR.7)

$SR.15 = WRITE STATE MACHINE STATUS: (DQ_{15})$

- 1 = Ready in All Partitions
- 0 = Busy in Any Partition

SR.7 = WRITE STATE MACHINE STATUS FOR EACH PARTITION: (DQ₇)

- 1 = Ready in the Addressed Partition
- 0 = Busy in the Addressed Partition

NOTES:

SR.15 indicates the status of WSM (Write State Machine). If SR.15="0", erase or program operation is in progress in any partition.

SR.7 indicates the status of the partition. If SR.7="0", erase or program operation is in progress in the addressed partition. Even if the SR.7 is "1", the WSM may be occupied by the other partition.




Figure A-3-1. Example of Checking the Status Register (In this example, the device contains four partitions.)

B-1 POWER UP SEQUENCE OF Smartcombo RAM


When turning on Smartcombo RAM power supply, the following sequence is needed.


B-1.1 Sequence of Smartcombo RAM Power Supply

- (1) Supply power.
- (2) Keep S-CE $_2$ low longer than or equal to 50 μ s. (See NOTES *1)
- (3) Keep S- $\overline{\text{CE}}_1$ and S-CE₂ high longer than or equal to 300 μ s. (See NOTES *2)
- (4) End of Initialization.

By executing above (1) to (4), the initialization of chip inside and the power occurred inside become stable.

<Example of the actual connection>





NOTES:

- *1) Connect System Reset signal to S-CE₂ and hold S-CE₂ low longer than or equal to 50µs.
- *2) By adding "300 μ s Wait Routine" (S- \overline{CE}_1 and S-CE $_2$ high) in the software, delay the first access to Smartcombo RAM longer than or equal to 300 μ s.

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



NORTH AMERICA

www.sharpsma.com

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 **Head Office:**

No. 360, Bashen Road, Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk

Shenzhen Representative Office:

Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731

Fax: (86) 755-3273735

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819