Stacked Chip

32M (x16) Boot Block Flash and 16M (x16) SCRAM

(Model No.: LRS1845)

Spec No.: MFM2-J13207

Issue Date: March 1, 2001



SPEC No.	MFI	M 2 - J	14X16
ISSUE:	Oct.	25.	2002

To;			
, o,			

PRELIMINARY SPECIFICATIONS

Product Type 32M (x16) Flash Memory +16M (x16) Smartcombo RAM

LRS1845

Model No	(LRS1845)	
This device specification	is subject to change without notice.	
	tains <u>42</u> pages including the cover and appendix. LH28F640BF, LH28F128BF Series Appendix (FUM00	701).
CUSTOMERS ACCEPTANCE		
DATE:	<u> </u>	
BY:	PRESENTED	
	BY: M. Kaput for M. OKADA	1.0 kada

REVIEWED BY:

PREPARED BY:

Product Development Dept. III Flash Memory Division Integrated Circuits Group **SHARP CORPORATION**

Dept. General Manager

- •Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - · Office electronics
 - · Instrumentation and measuring equipment
 - · Machine tools
 - Audiovisual equipment
 - Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - · Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



SHARP

LRS1845

Contents
1. Description
2. Pin Configuration. 3
3. Truth Table 5 3.1 Bus Operation 5 3.2 Simultaneous Operation Modes Allowed with Four Planes 6
4. Block Diagram
5. Command Definitions for Flash Memory 8 5.1 Command Definitions 8 5.2 Identifier Codes for Read Operation 10 5.3 Functions of Block Lock and Block Lock-Down 11 5.4 Block Locking State Transitions upon Command Write 11 5.5 Block Locking State Transitions upon F-WP Transition 12
6. Status Register Definition
7. Memory Map for Flash Memory
8. Absolute Maximum Ratings
9. Recommended DC Operating Conditions
10. Pin Capacitance
11. DC Electrical Characteristics
12. AC Electrical Characteristics for Flash Memory 20 12.1 AC Test Conditions 20 12.2 Read Cycle 20 12.3 Write Cycle (F-WE/F-CE Controlled) 21 12.4 Block Erase, Full Chip Erase, (Page Buffer) Program Performance 22 12.5 Flash Memory AC Characteristics Timing Chart 23 12.6 Reset Operations 26
13. AC Electrical Characteristics for Smartcombo RAM 27 13.1 AC Test Conditions 27 13.2 Read Cycle 27 13.3 Write Cycle 28 13.4 Power Up Timing 29 13.5 Sleep Mode Timing 29 13.6 Address Skew Timing 29 13.7 Data Retention Timing 29 13.8 Smartcombo RAM AC Characteristics Timing Chart 30
14. Notes
15. Flash Memory Data Protection
16. Design Considerations
17. Related Document Information 39



1. Description

The LRS1845 is a combination memory organized as 2,097,152 x16 bit flash memory and 1,048,576 x16 bit Smartcombo RAM in one package.

Features

- Power supply • • 2.7V to 3.3V(Flash)
 - • • 2.7V to 3.1V(Smartcombo RAM)
- Operating temperature •••• -25°C to +85°C
- Not designed or rated as radiation hardened
- 72pin CSP (LCSP072-P-0811) plastic package
- Flash memory has P-type bulk silicon, and Smartcombo RAM has P-type bulk silicon

Flash Memory

- Access Time •••• 85 ns (Max.)
- Power supply current (The current for F-V $_{CC}$ pin and F-V $_{PP}$ pin)

Read •••• 25 mA (Max. t_{CYCLE} = 200ns, CMOS Input)

Word write •••• 60 mA (Max.)
Block erase •••• 30 mA (Max.)

Reset Power-Down •••• 25 μ A (Max. F- \overline{RST} = GND ± 0.2V,

 $I_{OUT} (F-RY/\overline{BY}) = 0mA$

Standby $\bullet \bullet \bullet \bullet 25 \,\mu\text{A} \quad (\text{Max. F-}\overline{\text{CE}} = \text{F-}\overline{\text{RST}} = \text{F-V}_{\text{CC}} \pm 0.2\text{V})$

- Optimized Array Blocking Architecture

Eight 4K-word Parameter Blocks

Sixty-Three 32K-word Main Blocks

Bottom Parameter Location

- Extended Cycling Capability

100,000 Block Erase Cycles $(F-V_{PP} = 1.65V \text{ to } 3.3V)$

1,000 Block Erase Cycles and total 80 hours (F-V_{PP} = 11.7V to 12.3V)

- Enhanced Automated Suspend Options

Word Write Suspend to Read

Block Erase Suspend to Word Write

Block Erase Suspend to Read

Smartcombo RAM

- Access Time •••• 85 ns (Max.)

- Cycle time •••• 85 to 32,000 ns

- Power Supply current

Operating current $\cdot \cdot \cdot \cdot 25 \text{ mA} \quad (\text{Max. } t_{\text{RC}}, t_{\text{WC}} = \text{Min.})$



2. Pin Configuration - INDEX (TOP View) 2 3 5 7 9 4 6 8 10 11 12 **A**11 A15 GND A13 NC DQ15 В **A**10 DQ14 DQ7 DQ6 DQ13 \mathbf{C} DQ4 DQ5 RY/BY GND T_2 DQ12 D T_1 S-CE2 DQ11 DQ10 Е **A**19 T3 DQ2 DQ3 S-UB $(S-\overline{OE})$ DQ9 F T4 DQ8 DQ0 DQ1 G S-CE A18 F-CE F-OE Η GND NC

Note) From T₁ to T₄ pins are needed to be open. Two NC pins at the corner are connected. Do not float any GND pins.

Pin	Description	Type
A ₀ to A ₁₆ , A ₁₈ , A ₁₉	Address Inputs (Common)	Input
F-A ₁₇ , F-A ₂₀	Address Inputs (Flash)	Input
S-A ₁₇	Address Input (Smartcombo RAM)	Input
F-CE	Chip Enable Input (Flash)	Input
S- CE 1	Chip Enable Input (Smartcombo RAM)	Input
S-CE ₂	Sleep State Input (Smartcombo RAM) * See Chapter B-1	Input
F-WE	Write Enable Input (Flash)	Input
S-WE	Write Enable Input (Smartcombo RAM)	Input
F-OE	Output Enable Input (Flash)	Input
S-OE	Output Enable Input (Smartcombo RAM)	Input
$S-\overline{LB}$	Smartcombo RAM Byte Enable Input (DQ ₀ to DQ ₇)	Input
$S-\overline{UB}$	Smartcombo RAM Byte Enable Input (DQ ₈ to DQ ₁₅)	Input
F-RST	Reset Power Down Input (Flash) Block erase and Write : V_{IH} Read : V_{IH} Reset Power Down : V_{IL}	Input
F-WP	Write Protect Input (Flash) When $F-\overline{WP}$ is V_{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked-down. When $F-\overline{WP}$ is V_{IH} , lock-down is disabled.	Input
F-RY/BY	Ready/Busy Output (Flash) During an Erase or Write operation: V _{OL} Block Erase and Write Suspend: High-Z (High impedance)	Open Drain Output
DQ ₀ to DQ ₁₅	Data Inputs and Outputs (Common)	Input / Outpu
F-V _{CC}	Power Supply (Flash)	Power
S-V _{CC}	Power Supply (Smartcombo RAM)	Power
F-V _{PP}	$\begin{array}{c} \text{Monitoring Power Supply Voltage (Flash)} \\ \text{Block Erase and Write}: F-V_{PP} = V_{PPH1/2} \\ \text{All Blocks Locked}: F-V_{PP} < V_{PPLK} \end{array}$	Input
GND	GND (Common)	Power
NC	Non Connection	-
T ₁ to T ₄	Test pins (Should be all open)	-



3. Truth Table

3.1 Bus Operation⁽¹⁾

Flash	Smart combo RAM	Notes	F-CE	F-RST	F-OE	F-WE	$S-\overline{CE}_1$	S-CE ₂	S-OE	S-WE	S-LB	S-UB	DQ ₀ to DQ ₁₅	
Read		3,5			L							I	(7)	
Output Disable	Standby	5	L	Н	Н	Н	Н	Н	X	X	X		High - Z	
Write		2,3,4,5				L							D _{IN}	
Read		3,5			L								(7)	
Output Disable	Sleep	5	L	Н	Н	Н	X	L	X	X	X		High - Z	
Write		2,3,4,5				L							D_{IN}	
	Read	5,6							L	Н	(8)		8)	
Standby	Output	5,6	Н	Н	X	X	L	Н	X	Н	Н	Н	High - Z	
Standoy	Disable	3,0	11	11	21	7		11	Н	Н	X	X	Iligii - Z	
	Write	5,6							X	L		(8)	
	Read	5,6						Н	X H	Н		(8)	
Reset Power		5,6	5,6 X	L	X	X	L			Н	Н	Н	High - Z	
Down	Disable	5,0	Λ	L		Λ	L			Н	X	X	IIIgii - Z	
	Write	5,6							X	L	(8)		8)	
Standby		5	Н	Н										
Reset Power Down	Standby	5,6	X	L	X	X	Н	Н	X	X	X		High - Z	
Standby		5	Н	Н										
Reset Power Down	Sleep	5,6	X	L	X	X	X	L	X	X	X		High - Z	

Notes:

- 1. $L = V_{IL}$, $H = V_{IH}$, X = H or L, High-Z = High impedance. Refer to the DC Characteristics.
- 2. Command writes involving block erase, (page buffer) program are reliably executed when $F-V_{PP} = V_{PPH1/2}$ and $F-V_{CC} = 2.7V$ to 3.3V.

Command writes involving full chip erase is reliably executed when $F-V_{PP}=V_{PPH1}$ and $F-V_{CC}=2.7V$ to 3.3V. Block erase, full chip erase, (page buffer) program with $F-V_{PP} < V_{PPH1/2}$ (Min.) produce spurious results and should not be attempted.

- 3. Never hold $F-\overline{OE}$ low and $F-\overline{WE}$ low at the same timing.
- 4. Refer Section 5. Command Definitions for Flash Memory valid $D_{\rm IN}$ during a write operation.
- 5. F- $\overline{\text{WP}}$ set to V_{IL} or V_{IH} .
- 6. Electricity consumption of Flash Memory is lowest when $F-\overline{RST} = GND \pm 0.2V$.

7. Flash Read Mode

Mode	Address	DQ ₀ to DQ ₁₅
Read Array	X	D_{OUT}
Read Identifier Codes	See 5.2	See 5.2
Read Query	Refer to the Appendix	Refer to the Appendix

8. S-UB, S-LB Control Mode

S- LB	S-UB	DQ ₀ to DQ ₇	DQ ₈ to DQ ₁₅
L	L	$D_{OUT}\!/D_{IN}$	D_{OUT}/D_{IN}
L	Н	D _{OUT} /D _{IN}	High - Z
Н	L	High - Z	D _{OUT} /D _{IN}


3.2 Simultaneous Operation Modes Allowed with Four Planes^(1, 2)

		THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:											
IF ONE PARTITION IS:	Read Array	Read ID	Read Status	Read Query	Word Program	Page Buffer Program	Block Erase	Full Chip Erase	Program Suspend	Block Erase Suspend			
Read Array	X	X	X	X	X	X	X		X	X			
Read ID	X	X	X	X	X	X	X		X	X			
Read Status	X	X	X	X	X	X	X	X	X	X			
Read Query	X	X	X	X	X	X	X	X	X	X		X	X
Word Program	X	X	X	X						X			
Page Buffer Program	X	X	X	X						X			
Block Erase	X	X	X	X									
Full Chip Erase			X										
Program Suspend	X	X	X	X						X			
Block Erase Suspend	X	X	X	X	X	X			X				

Notes:

- 1. "X" denotes the operation available.
- 2. Configurative Partition Dual Work Restrictions:
 Status register reflects partition state, not WSM (Write State Machine) state this allows a status register for each partition.
 Only one partition can be erased or programmed at a time no command queuing.

Commands must be written to an address within the block targeted by that command.



5. Command Definitions for Flash Memory⁽¹¹⁾

5.1 Command Definitions

	Bus		F	irst Bus Cyc	le	Second Bus Cycle			
Command	Cycles Req'd	Notes	Oper ⁽¹⁾	Address ⁽²⁾	Data	Oper ⁽¹⁾	Address ⁽²⁾	Data ⁽³⁾	
Read Array	1		Write	PA	FFH				
Read Identifier Codes	≥ 2	4	Write	PA	90H	Read	IA	ID	
Read Query	≥ 2	4	Write	PA	98H	Read	QA	QD	
Read Status Register	2		Write	PA	70H	Read	PA	SRD	
Clear Status Register	1		Write	PA	50H				
Block Erase	2	5	Write	BA	20H	Write	BA	D0H	
Full Chip Erase	2	5,9	Write	X	30H	Write	X	D0H	
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD	
Page Buffer Program	≥ 4	5,7	Write	WA	E8H	Write	WA	N-1	
Block Erase and (Page Buffer) Program Suspend	1	8,9	Write	PA	В0Н				
Block Erase and (Page Buffer) Program Resume	1	8,9	Write	PA	D0H				
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H	
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H	
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH	
Set Partition Configuration Register	2		Write	PCRC	60H	Write	PCRC	04H	

- 1. Bus operations are defined in 3.1 Bus Operation.
- 2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.
 - X=Any valid address within the device.
 - PA=Address within the selected partition.
 - IA=Identifier codes address (See 5.2 Identifier Codes for Read Operation).
 - QA=Query codes address. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.
 - BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.
 - WA=Address of memory location for the Program command or the first address for the Page Buffer Program command.
 - PCRC=Partition configuration register code presented on the address A₀-A₁₅.
- 3. ID=Data read from identifier codes (See 5.2 Identifier Codes for Read Operation).
 - QD=Data read from query database. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details. SRD=Data read from status register. See 6. Status Register Definition for a description of the status register bits.
 - WD=Data to be programmed at location WA. Data is latched on the rising edge of F-WE or F-CE (whichever goes high first) during command write cycles.
 - N-1=N is the number of the words to be loaded into a page buffer.
- 4. Following the Read Identifier Codes command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code (See 5.2 Identifier Codes for Read Operation).
 - The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when F-RST is V_{IH}.
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.



8.	If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
9.	Full chip erase operation can not be suspended.
10.	Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when $F-\overline{WP}$ is V_{IL} . When $F-\overline{WP}$ is V_{IH} , lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
11.	Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

5.2 Identifier Codes for Read Operation

	Code	Address [A ₁₅ -A ₀]	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	0000Н	00B0H	4
Device Code	32M Bottom Parameter Device Code	0001H	00B5H	1,4
	Block is Unlocked		$DQ_0 = 0$	2
Diagle Loals Configuration Code	Block is Locked	Block Address	$DQ_0 = 1$	2
Block Lock Configuration Code	Block is not Locked-Down	+ 2	$DQ_1 = 0$	2
	Block is Locked-Down		$DQ_1 = 1$	2
Device Configuration Code	Partition Configuration Register	0006Н	PCRC	3,4

Notes:

- 1. Bottom parameter device has its parameter blocks in the plane 0 (The lowest address).
- 2. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes command (90H) has been written.
 - $\mathrm{DQ}_{15}\text{-}\mathrm{DQ}_2$ is reserved for future implementation.
- 3. PCRC=Partition Configuration Register Code.
- 4. The address A₂₀-A₁₆ are shown in below table for reading the manufacturer, device, device configuration code. The address to read the identifier codes is dependent on the partition which is selected when writing the Read Identifier Codes command (90H).

See Partition Configuration Register Definition (P.15) for the partition configuration register.

Identifier Codes for Read Operation on Partition Configuration (32M-bit device)

Parti	tion Configuration Re	gister	Address (32M-bit device)
PCR.10	PCR.9	PCR.8	$[A_{20}-A_{16}]$
0	0	0	00H
0	0	1	00H or 08H
0	1	0	00H or 10H
1	0	0	00H or 18H
0	1	1	00H or 08H or 10H
1	1	0	00H or 10H or 18H
1	0	1	00H or 08H or 18H
1	1	1	00H or 08H or 10H or 18H

5.3 Functions of Block Lock and Block Lock-Down

State	F-WP	DQ ₁ ⁽¹⁾	$DQ_0^{(1)}$	State Name	Erase/Program Allowed (2)
[000]	0	0	0	Unlocked	Yes
[001] ⁽³⁾	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] ⁽³⁾	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Notes:

- 1. $DQ_0 = 1$: a block is locked; $DQ_0 = 0$: a block is unlocked. $DQ_1 = 1$: a block is locked-down; $DQ_1 = 0$: a block is not locked-down.
- 2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.
- 3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (F- $\overline{\text{WP}} = 0$) or [101] (F- $\overline{\text{WP}} = 1$), regardless of the states before power-off or reset operation.
- 4. When $F-\overline{WP}$ is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

5.4 Block Locking State Transitions upon Command Write⁽⁴⁾

Current State				Result after Lock Command Written (Next State)			
State	F-WP	DQ ₁	DQ_0	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾	
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾	
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]	
[011]	0	1	1	No Change	No Change	No Change	
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾	
[101]	1	0	1	No Change	[100]	[111]	
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾	
[111]	1	1	1	No Change	[110]	No Change	

- "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
- 2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0 = 0$), the corresponding block is locked-down and automatically locked at the same time.
- 3. "No Change" means that the state remains unchanged after the command written.
- 4. In this state transitions table, assumes that $F-\overline{WP}$ is not changed and fixed V_{IL} or V_{IH} .

5.5 Block Locking State Transitions upon $F-\overline{WP}$ Transition⁽⁴⁾

D : C()		Current State			Result after F-WP Transition (Next State)	
Previous State	State	F-WP	DQ_1	DQ_0	$F-\overline{WP} = 0 \rightarrow 1^{(1)}$	$F-\overline{WP} = 1 \rightarrow 0^{(1)}$
-	[000]	0	0	0	[100]	-
-	[001]	0	0	1	[101]	-
[110] ⁽²⁾	[011]	0	1	1	[110]	-
Other than [110] ⁽²⁾	[011]	0	1	1	[111]	-
-	[100]	1	0	0	-	[000]
-	[101]	1	0	1	-	[001]
-	[110]	1	1	0	-	[011] ⁽³⁾
-	[111]	1	1	1	-	[011]

- 1. "F- \overline{WP} = 0 \rightarrow 1" means that F- \overline{WP} is driven to V_{IH} and "F- \overline{WP} = 1 \rightarrow 0" means that F- \overline{WP} is driven to V_{IL} .
- 2. State transition from the current state [011] to the next state depends on the previous state.
- 3. When $F-\overline{WP}$ is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.
- 4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

6. Status Register Definition

Status Register Definition

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPS	VPPS	PBPSS	DPS	R
7	6	5	4	3	2	1	0

SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

SR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES)

1 = Error in Block Erase or Full Chip Erase

0 = Successful Block Erase or Full Chip Erase

SR.4 = (PAGE BUFFER) PROGRAM STATUS (PBPS)

1 = Error in (Page Buffer) Program

0 = Successful (Page Buffer) Program

 $SR.3 = F-V_{PP} STATUS (VPPS)$

 $1 = F-V_{PP}$ LOW Detect, Operation Abort

 $0 = F - V_{pp} OK$

SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS)

1 = (Page Buffer) Program Suspended

0 = (Page Buffer) Program in Progress/Completed

SR.1 = DEVICE PROTECT STATUS (DPS)

1 = Erase or Program Attempted on a Locked Block, Operation Abort

0 = Unlocked

SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

Status Register indicates the status of the partition, not WSM (Write State Machine). Even if the SR.7 is "1", the WSM may be occupied by the other partition when the device is set to 2, 3 or 4 partitions configuration.

Check SR.7 or $F-RY/\overline{BY}$ to determine block erase, full chip erase, (page buffer) program completion. SR.6 - SR.1 are invalid while SR.7="0".

If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, (page buffer) program, set/clear block lock bit, set block lock-down bit or set partition configuration register attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of F-V_{PP} level. The WSM interrogates and indicates the F-V_{PP} level only after Block Erase, Full Chip Erase, (Page Buffer) Program command sequences. SR.3 is not guaranteed to report accurate feedback when F-V_{PP} \neq V_{PPH1/2} or V_{PPLK}.

SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, Full Chip Erase, (Page Buffer) Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes command indicates block lock bit status.

SR.15 - SR.8 and SR.0 are reserved for future use and should be masked out when polling the status register.

		_					
		E	xtended Status F	Register Definiti	on		
R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

XSR.7 = STATE MACHINE STATUS (SMS)

1 = Page Buffer Program available

0 = Page Buffer Program not available

XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.

XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.

	Partition Configuration Register Definition						
R	R	R	R	R	PC2	PC1	PC0
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
PCR.15-11 = R	RESERVED FOR	R FUTURE		111 = There are four partitions in this configuration.			

ENHANCEMENTS (R)

PCR.10-8 = PARTITION CONFIGURATION (PC2-0)

- 000 = No partitioning. Dual Work is not allowed.
- 001 = Plane 1-3 are merged into one partition. (default in a bottom parameter device)
- 010 = Plane 0-1 and Plane2-3 are merged into one partition respectively.
- 100 = Plane 0-2 are merged into one partition. (default in a top parameter device)
- 011 = Plane 2-3 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.
- 110 = Plane 0-1 are merged into one partition. There are three partitions in this configuration. Dual work See the table below for more details. operation is available between any two partitions.
- 101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.

Each plane corresponds to each partition respectively. Dual work operation is available between any two partitions.

PCR.7-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

After power-up or device reset, PCR10-8 (PC2-0) is set to "001" in a bottom parameter device and "100" in a top parameter device.

PCR.15-11 and PCR.7-0 are reserved for future use and should be masked out when checking the partition configuration register.

Partition Configuration

PC2 PC1 PC0	PARTITIONING FOR DUAL WORK	PC2 PC1 PC0	PARTITIONING FOR DUAL WORK
0 0 0	PLANE3 PLANE1 PLANE1 PLANE0	0 1 1	PARTITION2 PARTITION1 PARTITION0 BLANE BLA
0 0 1	PARTITION1 PARTITION0 BLANE3 BLANE3	1 1 0	PARTITION2 PARTITION1 PARTITION0 LANE BLANE BLAN
0 1 0	PLANE3 00011112 PLANE3	1 0 1	PARTITION2 PARTITION0 BLANE BLANE
1 0 0	PLANE3 PL	1 1 1	PARTITION3 PARTITION2 PARTITION1 PARTITION0 BLANE3 BLANE3



7. Memory Map for Flash Memory

Bottom Parameter

BLOCK NUMBER ADDRESS RANGE

	טבכ	CRITOMBER	ADDICESS ICTIV
	70	32K-WORD	1F8000h - 1FFFFFh
	69	32K-WORD	1F0000h - 1F7FFFh
	68	32K-WORD	1E8000h - 1EFFFFh
	67	32K-WORD	1E0000h - 1E7FFFh
NE	66	32K-WORD	1D8000h - 1DFFFFh
)LA	65	32K-WORD	1D0000h - 1D7FFFh
PLANE3 (UNIFORM PLANE)	64	32K-WORD	1C8000h - 1CFFFFh
GR	63	32K-WORD	1C0000h - 1C7FFFh
	62	32K-WORD	1B8000h - 1BFFFFh
3 (U	61	32K-WORD	1B0000h - 1B7FFFh
NE	60	32K-WORD	1A8000h - 1AFFFFh
LA	59	32K-WORD	1A0000h - 1A7FFFh
1	58	32K-WORD	198000h - 19FFFFh
	57	32K-WORD	190000h - 197FFFh
	56	32K-WORD	188000h - 18FFFFh
	55	32K-WORD	180000h - 187FFFh

	54	32K-WORD	178000h - 17FFFFh
	53	32K-WORD	170000h - 177FFFh
	52	32K-WORD	168000h - 16FFFFh
	51	32K-WORD	160000h - 167FFFh
NE.	50	32K-WORD	158000h - 15FFFFh
LA	49	32K-WORD	150000h - 157FFFh
MF	48	32K-WORD	148000h - 14FFFFh
PLANE2 (UNIFORM PLANE	47	32K-WORD	140000h - 147FFFh
HI	46	32K-WORD	138000h - 13FFFFh
0)	45	32K-WORD	130000h - 137FFFh
NEX	44	32K-WORD	128000h - 12FFFFh
LA	43	32K-WORD	120000h - 127FFFh
^L	42	32K-WORD	118000h - 11FFFFh
	41	32K-WORD	110000h - 117FFFh
	40	32K-WORD	108000h - 10FFFFh
	39	32K-WORD	100000h - 107FFFh

BLOCK NUMBER ADDRESS RANGE

	38	32K-WORD	0F8000h - 0FFFFFh
	37	32K-WORD	0F0000h - 0F7FFFh
	36	32K-WORD	0E8000h - 0EFFFFh
	35	32K-WORD	0E0000h - 0E7FFFh
NE	34	32K-WORD	0D8000h - 0DFFFFh
ΣLA	33	32K-WORD	0D0000h - 0D7FFFh
MI	32	32K-WORD	0C8000h - 0CFFFFh
PLANE1 (UNIFORM PLANE)	31	32K-WORD	0C0000h - 0C7FFFh
IN	30	32K-WORD	0B8000h - 0BFFFFh
1 (C	29	32K-WORD	0B0000h - 0B7FFFh
NE	28	32K-WORD	0A8000h - 0AFFFFh
ΓA	27	32K-WORD	0A0000h - 0A7FFFh
1	26	32K-WORD	098000h - 09FFFFh
	25	32K-WORD	090000h - 097FFFh
	24	32K-WORD	088000h - 08FFFFh
	23	32K-WORD	080000h - 087FFFh

			_
	22	32K-WORD	078000h - 07FFFFh
	21	32K-WORD	070000h - 077FFFh
	20	32K-WORD	068000h - 06FFFFh
	19	32K-WORD	060000h - 067FFFh
	18	32K-WORD	058000h - 05FFFFh
	17	32K-WORD	050000h - 057FFFh
(16	32K-WORD	048000h - 04FFFFh
NE	15	32K-WORD	040000h - 047FFFh
PL.A	14	32K-WORD	038000h - 03FFFFh
PLANEO (PARAMETER PLANE	13	32K-WORD	030000h - 037FFFh
ŒΠ	12	32K-WORD	028000h - 02FFFFh
AM	11	32K-WORD	020000h - 027FFFh
AR	10	32K-WORD	018000h - 01FFFFh
0 (F	9	32K-WORD	010000h - 017FFFh
NE	8	32K-WORD	008000h - 00FFFFh
PLA	7	4K-WORD	007000h - 007FFFh
	6	4K-WORD	006000h - 006FFFh
	5	4K-WORD	005000h - 005FFFh
	4	4K-WORD	004000h - 004FFFh
	3	4K-WORD	003000h - 003FFFh
	2	4K-WORD	002000h - 002FFFh
	1	4K-WORD	001000h - 001FFFh
	0	4K-WORD	000000h - 000FFFh

8. Absolute Maximum Ratings

Symbol	Parameter	Notes	Ratings	Unit
V_{CC}	Supply voltage	1,2	-0.2 to +3.6	V
V _{IN}	Input voltage	1,2,3	-0.3 to V _{CC} +0.3	V
T_{A}	Operating temperature		-25 to +85	°C
T_{STG}	Storage temperature		-55 to +125	°C
F-V _{PP}	F-V _{PP} voltage	1,3,4	-0.2 to +12.6	V

Notes:

- 1. The maximum applicable voltage on any pins with respect to GND.
- 2. Except F-V_{PP}.
- 3. -1.0V undershoot is allowed when the pulse width is less than 5 nsec.
- 4. Applying $12V \pm 0.3V$ to F-V_{PP} during erase/write can only be done for a maximum of 1000 cycles on each block. F-V_{PP} may be connected to $12V \pm 0.3V$ for total of 80 hours maximum. $\pm 13.0V$ overshoot is allowed when the pulse width is less than 20 nsec.

9. Recommended DC Operating Conditions

 $(T_{\Delta} = -25^{\circ}\text{C to } +85^{\circ}\text{C})$

	1	1		I	\ A	. 1
Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit
F-V _{CC}	Supply Voltage		2.7	3.0	3.3	V
S-V _{CC}	Supply Voltage		2.7		3.1	V
V_{PP}	F-V _{PP} Voltage (Write Operation)		1.65		3.3	V
Y PP	F-V _{PP} Voltage (Read Operation)		0		3.3	V
V _{IH}	Input Voltage		VCC -0.3 (2)		Vcc +0.3 (1)	V
V _{IL}	Input Voltage		-0.3		0.3	V

Notes:

- 1. V_{CC} is the lower of F- V_{CC} or S- V_{CC} .
- 2. V_{CC} is the higher of F-V_{CC} or S-V_{CC}.

10. Pin Capacitance⁽¹⁾

 $(T_A = 25^{\circ}C, f = 1MHz)$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Condition
C_{IN}	Input capacitance				15	pF	$V_{IN} = 0V$
$C_{I/O}$	I/O capacitance				25	pF	$V_{I/O} = 0V$

Note:

1. Sampled but not 100% tested.



11. DC Electrical Characteristics⁽¹⁾

DC Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.3V, S-V_{CC} = 2.7V \text{ to } 3.1V)$

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0.2V,
$ I_{CCS} $	0.2V,
	0.2V,
$I_{CCD} = \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$I_{CCR} = \begin{bmatrix} Read & Current & 2,10 & 15 & 25 & mA & F-V_{CC} = F-V_{CC} & Max., \\ Average & F-V_{CC} & 8 & Word & Read & 2,10 & 5 & 10 & mA & I_{OUT} = 0 mA \\ I_{CCW} = \begin{bmatrix} F-V_{CC} & P-V_{CC} & P-V_$	
	f = 5MHz
$I_{CCW} = \begin{bmatrix} F-V_{CC} & (Page Buffer) & Program & Current \\ & & & & & \\ I_{CCE} & & & & \\ F-V_{CC} & Block & Erase, & Full & Chip \\ & & & & & \\ Erase & Current & & & \\ I_{CCWS} & & & & \\ F-V_{CC} & (Page Buffer) & Program & or \\ & & & & \\ I_{CCWS} & & $	3141112
Erase Current 2,6,10 10 30 mA $F-V_{PP} = V_{PPH2}$ I_{CCWS} $F-V_{CC}$ (Page Buffer) Program or 2 3 10 10 200 μ A $F-\overline{CE} = V_{HJ}$	
$ 7310 101 200 11A F-CE = V_{HI}$	
I_{PPW} F-V _{PP} (Page Buffer) Program Current 2,6,7,10 2 5 μ A F-V _{PP} = V _{PPH1}	
I_{PPW} F-V _{PP} (Page Buffer) Program Current 2,6,7,10 10 30 mA F-V _{PP} = V _{PPH2}	
F-V _{PP} Block Erase, Full Chip 2,6,7,10 2 5 μ A F-V _{PP} = V _{PPH1}	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
F-V _{PP} (Page Buffer) Program 2,7,10 2 5 μ A F-V _{PP} = V _{PPH1}	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
I_{PPES} F-V _{PP} Block Erase Suspend Current 2,7,10 2 5 μA F-V _{PP} = V _{PPH1}	

DC Electrical Characteristics (Continue)

 $(T_A = -25^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ F-V}_{CC} = 2.7\text{V to } 3.3\text{V}, \text{ S-V}_{CC} = 2.7\text{V to } 3.1\text{V})$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Conditions
I_{SB}	S-V _{CC} Standby Current	8			85	μΑ	$S-\overline{CE}_1 \ge S-V_{CC} - 0.2V$
I _{SLP}	S-V _{CC} Sleep Mode Current	9			25	μΑ	$S-CE_2 \le 0.2V$
I _{CC1}	S-V _{CC} Operation Current				25	mA	$t_{CYCLE} = Min., I_{I/O} = 0mA$
I _{CC2}	S-V _{CC} Operation Current				3	mA	$t_{CYCLE} = 1\mu s, I_{I/O} = 0mA$
V _{IL}	Input Low Voltage	6	-0.3		0.3	V	
V _{IH}	Input High Voltage	6	VCC -0.3		VCC +0.3	V	
V _{OL}	Output Low Voltage	6,11			0.3	V	$I_{OL} = 0.5 \text{mA}$
V _{OH}	Output High Voltage	6	V _{CC} -0.3			V	$I_{OH} = -0.5 \text{mA}$
V _{PPLK}	F-V _{PP} Lockout during Normal Operations	4,6,7			0.4	V	
V _{PPH1}	F-V _{PP} during Block Erase, Full Chip Erase, (Page Buffer) Program	7	1.65	3	3.3	V	
V _{PPH2}	F-V _{PP} during Block Erase, (Page Buffer) Program	7	11.7	12	12.3	V	
V _{LKO}	F-V _{CC} Lockout Voltage		1.5			V	

- 1. V_{CC} includes both F-V_{CC} and S-V_{CC}.
- 2. All currents are in RMS unless otherwise noted. Typical values are the reference values at $V_{CC} = 3.0V$ and $T_A = +25$ °C unless V_{CC} is specified.
- 3. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW}. If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR}.
- 4. Block erase, full chip erase, (page buffer) program are inhibited when $F-V_{PP} \le V_{PPLK}$, and not guaranteed in the range between V_{PPLK} (max.) and V_{PPH1} (min.), between V_{PPH1} (max.) and V_{PPH2} (min.) and above V_{PPH2} (max.).
- 5. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVQV}) provide new data when addresses are changed.
- 6. Sampled, not 100% tested.
- F-V_{PP} is not used for power supply pin. With F-V_{PP} ≤ V_{PPLK}, block erase, full chip erase, (page buffer) program cannot be executed and should not be attempted.
 - Applying 12V ± 0.3 V to F-V_{PP} provides fast erasing or fast programming mode. In this mode, F-V_{PP} is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.
 - Applying $12V \pm 0.3V$ to F-V_{PP} during erase/program can only be done for a maximum of 1000 cycles on each block. F-V_{PP} may be connected to $12V \pm 0.3V$ for a total of 80 hours maximum.
- 8. Memory cell data is held. (S-CE₂ = "VIH")
- 9. Memory cell data is not held. (S-CE₂ = "VIL")
- 10. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.
- 11. Includes F-RY/BY.

12. AC Electrical Characteristics for Flash Memory

12.1 AC Test Conditions

Input pulse level	0 V to 2.7 V
Input rise and fall time	5 ns
Input and Output timing Ref. level	1.35 V
Output load	$1TTL + C_L (50pF)$

12.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.3V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		85		ns
t _{AVQV}	Address to Output Delay			85	ns
$t_{\rm ELQV}$	F-CE to Output Delay	2		85	ns
t _{APA}	Page Address Access Time			30	ns
t _{GLQV}	F-OE to Output Delay	2		20	ns
t _{PHQV}	F-RST High to Output Delay			150	ns
$t_{\rm EHQZ},t_{\rm GHQZ}$	F-\overline{CE} or F-\overline{OE} to Output in High - Z, Whichever Occurs First	1		20	ns
$t_{\rm ELQX}$	F-\overline{CE} to Output in Low - Z	1	0		ns
t _{GLQX}	F-\overline{OE} to Output in Low - Z	1	0		ns
t _{OH}	Output Hold from First Occurring Address, F-\overline{CE} or F-\overline{OE} change	1	0		ns

- 1. Sampled, not 100% tested.
- 2. F- \overline{OE} may be delayed up to $t_{ELQV}-t_{GLQV}$ after the falling edge of F- \overline{CE} without impact to t_{ELQV}

12.3 Write Cycle (F-WE / F-CE Controlled)(1,2)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.3V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{AVAV}	Write Cycle Time		85		ns
$t_{PHWL} (t_{PHEL})$	F-RST High Recovery to F-WE (F-CE) Going Low	3	150		ns
$t_{ELWL} (t_{WLEL})$	\overline{F} - \overline{CE} (\overline{F} - \overline{WE}) Setup to \overline{F} - \overline{WE} (\overline{F} - \overline{CE}) Going Low		0		ns
$t_{WLWH} (t_{ELEH})$	F-WE (F-CE) Pulse Width	4	60		ns
$t_{DVWH} (t_{DVEH})$	Data Setup to F-WE (F-CE) Going High	8	40		ns
$t_{AVWH} (t_{AVEH})$	Address Setup to F-WE (F-CE) Going High	8	50		ns
$t_{WHEH} (t_{EHWH})$	F - \overline{CE} (F - \overline{WE}) Hold from F - \overline{WE} (F - \overline{CE}) High		0		ns
$t_{WHDX} (t_{EHDX})$	Data Hold from F-WE (F-CE) High		0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from F-WE (F-CE) High		0		ns
$t_{\mathrm{WHWL}} (t_{\mathrm{EHEL}})$	F-WE (F-CE) Pulse Width High	5	30		ns
$t_{SHWH} (t_{SHEH})$	F-WP High Setup to F-WE (F-CE) Going High	3	0		ns
t _{VVWH} (t _{VVEH})	F-V _{PP} Setup to F-WE (F-CE) Going High	3	200		ns
$t_{WHGL} (t_{EHGL})$	Write Recovery before Read		30		ns
$t_{\rm QVSL}$	F-WP High Hold from Valid SRD, F-RY/BY High-Z	3, 6	0		ns
t _{QVVL}	F-V _{PP} Hold from Valid SRD, F-RY/BY High-Z	3, 6	0		ns
$t_{WHR0} (t_{EHR0})$	F-WE (F-CE) High to SR.7 Going "0"	3, 7		t _{AVQV} +50	ns
$t_{WHRL} (t_{EHRL})$	F-WE (F-CE) High to F-RY/BY Going Low	3		100	ns

- 1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program operations are the same as during read-only operations. See the AC Characteristics for read cycle.
- 2. A write operation can be initiated and terminated with either F-\overline{CE} or F-\overline{WE}.
- 3. Sampled, not 100% tested.
- 4. Write pulse width (t_{WP}) is defined from the falling edge of F-\overline{\text{TE}} or F-\overline{\text{WE}} (whichever goes low last) to the rising edge of F-\overline{\text{CE}} or F-\overline{\text{WE}} (whichever goes high first). Hence, t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLWH}=t_{ELEH}=t_{ELWH}.
- 5. Write pulse width high (t_{WPH}) is defined from the rising edge of $F-\overline{CE}$ or $F-\overline{WE}$ (whichever goes high first) to the falling edge of $F-\overline{CE}$ or $F-\overline{WE}$ (whichever goes low last). Hence, $t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}$.
- 6. F-V_{PP} should be held at F-V_{PP}=V_{PPH1/2} until determination of block erase, (page buffer) program success (SR.1/3/4/5=0) and held at F-V_{PP}=V_{PPH1} until determination of full chip erase success (SR.1/3/5=0).
- 7. $t_{WHR0} (t_{EHR0})$ after the Read Query or Read Identifier Codes command= t_{AVQV} +100ns.
- 8. See 5.1 Command Definitions for valid address and data for block erase, full chip erase, (page buffer) program or lock bit configuration.

12.4 Block Erase, Full Chip Erase, (Page Buffer) Program Performance⁽³⁾


 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.3V)$


Symbol	Parameter	Notes	Page Buffer Command		V _{PP} =V _{PF} In Systen			V _{PP} =V _{PF} Manufactu		Unit
			is Used or not Used	Min.	Typ.(1)	Max. ⁽²⁾	Min.	Typ.(1)	Max. ⁽²⁾	
t_{WPB}	4K-Word Parameter Block	2	Not Used		0.05	0.3		0.04	0.12	S
WPB	Program Time	2	Used		0.03	0.12		0.02	0.06	S
t	32K-Word Main Block	2	Not Used		0.38	2.4		0.31	1	S
t_{WMB}	Program Time	2	Used		0.24	1		0.17	0.5	S
t _{WHQV1} /	Word Program Time	2	Not Used		11	200		9	185	μs
$t_{\rm EHQV1}$	word Flogram Time	2	Used		7	100		5	90	μs
t _{WHQV2} / t _{EHQV2}	4K-Word Parameter Block Erase Time	2	-		0.3	4		0.2	4	s
t _{WHQV3} / t _{EHQV3}	32K-Word Main Block Erase Time	2	-		0.6	5		0.5	5	s
	Full Chip Erase Time	2			40	350				S
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs


- 1. Typical values measured at F-V $_{CC}$ = 3.0V, F-V $_{PP}$ = 3.0V or 12V, and T_{A} = +25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
- 2. Excludes external system-level overhead.
- 3. Sampled, but not 100% tested.
- 4. A latency time is required from writing suspend command (F-WE or F-CE going high) until SR.7 going "1" or F-RY/BY going High-Z.
- 5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.

12.5 Flash Memory AC Characteristics Timing Chart

AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier Codes or Query Code







12.6 Reset Operations


$(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.3V)$	(T_{Δ})	= -25°C to	o +85°C,	$F-V_{CC}$	= 2.7 V	to 3.3V)
---	----------------	------------	----------	------------	---------	----------

Symbol	Parameter	Notes	Min.	Max.	Unit
$t_{\rm PLPH}$	F-RST Low to Reset during Read (F-RST should be low during power-up.)	1, 2, 3	100		ns
t _{PLRH}	F-RST Low to Reset during Erase or Program	1, 3, 4		22	μs
t _{VPH}	F-V _{CC} 2.7V to F-RST High	1, 3, 5	100		ns
t _{VHQV}	F-V _{CC} 2.7V to Output Delay	3		1	ms

Notes:

- 1. A reset time, t_{PHQV}, is required from the later of SR.7 (F-RY/BY) going "1" (High-Z) or F-RST going high until outputs are valid. See the AC Characteristics read cycle for t_{PHQV}.
- 2. t_{PLPH} is <100ns the device may still reset but this is not guaranteed.
- 3. Sampled, not 100% tested.
- 4. If F-RST asserted while a block erase, full chip erase or (page buffer) program operation is not executing, the reset will complete within 100ns.
- 5. When the device power-up, holding F-RST low minimum 100ns is required after F-V_{CC} has been in predefined range and also has been in stable there.

AC Waveform for Reset Operation



13. AC Electrical Characteristics for Smartcombo RAM

13.1 AC Test Conditions

Input pulse level	0.3 V to V _{CC} - 0.3 V
Input rise and fall time	3 ns
Input and Output timing Ref. level	1/2 V _{CC}
Output load	$1TTL + C_L (50pF)^{(1)}$

Note:

1. Including scope and socket capacitance.

13.2 Read Cycle (1,2,3)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ S-V}_{CC} = 2.7 \text{V to } 3.1 \text{V})$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{RC}	Read Cycle Time		85	32,000	ns
t _{AA}	Address Access Time			85	ns
t _{ACE}	Chip Enable Access Time			85	ns
t _{OE}	Output Enable to Output Valid			40	ns
t _{BE}	Byte Enable Access Time			40	ns
t _{ASC}	Address Setup to $S-\overline{CE}_1$ Low		0		ns
t _{AHC}	Address Hold to S-CE ₁ High		0		ns
t _{C1H}	S-\overline{\overline{CE}_1} High Pulse Width		30		ns
t _{CLZ}	S-\overline{\overline{CE}_1} Low to Output Active		0		ns
t _{CHZ}	\overline{S} - $\overline{\overline{CE}}_1$ High to Output in High-Z			30	ns
$t_{ m BLZ}$	S-UB or S-LB Low to Output Active		0		ns
t _{BHZ}	S-UB or S-LB High to Output in High-Z			30	ns
t _{OLZ}	S-OE Low to Output Active		0		ns
t _{OHZ}	S-OE High to Output in High-Z			30	ns
t _{OH}	Output Hold from Address Change		5		ns

Notes

It is possible to control data width by $S-\overline{LB}$ and $S-\overline{UB}$ pins.

- 1. Reading data from lower byte Data can be read when the address is set while holding $S-\overline{CE}_1 = Low$, $S-CE_2 = High$, $S-\overline{OE} = Low$, $S-\overline{WE} = High$ and $S-\overline{LB} = Low$.
- 2. Reading data from upper byte Data can be read when the address is set while holding $S-\overline{CE}_1 = Low$, $S-CE_2 = High$, $S-\overline{OE} = Low$, $S-\overline{WE} = High$ and $S-\overline{UB} = Low$.
- 3. Reading data from both bytes

 Data can be read when the address is set while holding $S-\overline{CE}_1 = Low$, $S-CE_2 = High$, $S-\overline{DE} = Low$, $S-\overline{WE} = High$, $S-\overline{LB} = Low$ and $S-\overline{UB} = Low$.

13.3 Write Cycle (1,2,3,4,5,6,7,8)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, S-V_{CC} = 2.7V \text{ to } 3.1V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{WC}	Write Cycle Time		85	32,000	ns
t_{CW}	Chip Enable to End of Write		70		ns
t _{ASC}	Address Setup to $S-\overline{CE}_1$ Low		0		ns
t _{AHC}	Address Hold to S-CE ₁ High		0		ns
t _{C1H}	S-\overline{\overline{CE}_1} High Pulse Width		30		ns
t_{AW}	Address Valid to End of Write		70		ns
t _{AS}	Address Setup Time		0		ns
t_{WP}	Write Pulse Width		50		ns
t_{BW}	Byte Select Time		70		ns
t _{WR}	Write Recovery Time		0		ns
t_{DW}	Input Data Setup Time		35		ns
t _{DH}	Input Data Hold Time		0		ns
t _{OW}	S-WE High to Output Active		5		ns
t _{WHZ}	S-WE Low to Output in High-Z			30	ns

- 1. Writing data into lower byte (S-WE controlled)
 - 1) Data can be written by adding Low pulse into S- \overline{WE} when the address is set while holding S- \overline{CE}_1 = Low, S- \overline{CE}_2 = High, S- \overline{LB} = Low and S- \overline{UB} = High.
 - 2) The data on lower byte are latched up into the memory cell during $S-\overline{WE} = Low$ and $S-\overline{LB} = Low$.
- 2. Witing data into lower byte (S-LB controlled)
 - 1) Data can be written by adding Low pulse into S- \overline{LB} when the address is set while holding S- \overline{CE}_1 = Low, S- \overline{CE}_2 = High, S- \overline{UB} = High and S- \overline{WE} = Low.
 - 2) The data on lower byte are latched up into memory cell during $S-\overline{WE} = Low$ and $S-\overline{LB} = Low$.
- 3. Writing data into upper byte (S-WE controlled)
 - 1) Data can be written by adding Low pulse into S- \overline{WE} when the address is set while holding S- \overline{CE}_1 = Low, S- \overline{CE}_2 = High, S- \overline{LB} = High and S- \overline{UB} = Low.
 - 2) The data on upper byte are latched up into the memory cell during S- $\overline{\text{WE}}$ = Low and S- $\overline{\text{UB}}$ = Low.
- 4. Writing data into upper byte (S-UB controlled)
 - 1) Data can be written by adding Low pulse S- \overline{UB} when the address is set while holding S- \overline{CE}_1 = Low, S-CE₂ = High, S- \overline{LB} = High and S- \overline{WE} = Low.
 - 2) The data on upper byte are latched up into the memory cell during $S-\overline{WE} = Low$ and $S-\overline{UB} = Low$.
- 5. Writing data into both byte (S- $\overline{\text{WE}}$ controlled)
 - 1) Data can be written by adding Low pulse into S- \overline{WE} when the address is set while holding S- \overline{CE}_1 = Low, S- \overline{CE}_2 = High, S- \overline{LB} = Low and S- \overline{UB} = Low.
 - 2) The data are latched up into the memory cell during $S-\overline{WE} = Low$, $S-\overline{LB} = Low$ and $S-\overline{UB} = Low$.
- 6. Writing data into both byte (S-\overline{LB}, S-\overline{UB} controlled)
 - 1) Data can be written by adding Low pulse into S- \overline{LB} and S- \overline{UB} when the address is set while holding S- \overline{CE}_1 = Low, S- \overline{CE}_2 = High and S- \overline{WE} = Low.
 - 2) The data are latched up into the memory cell during $S-\overline{WE} = Low$, $S-\overline{LB} = Low$ and $S-\overline{UB} = Low$
- 7. Read or write with using both $S-\overline{LB}$ and $S-\overline{UB}$, the timing edge of $S-\overline{LB}$ and $S-\overline{UB}$ must be same.
- 8. While DQ pins are in the output state, the data that is opposite to the output data should not be given.

13.4 Power Up Timing

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ S-V}_{CC} = 2.7 \text{V to } 3.1 \text{V})$

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{SHU}	$S-\overline{CE}_1$, $S-CE_2$ Setup Time after Power Up		10		ns
t _{HPU}	Standby Hold Time after Power Up		300		μs

13.5 Sleep Mode Timing⁽¹⁾

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, S-V_{CC} = 2.7V \text{ to } 3.1V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{SSP}	S- $\overline{\text{CE}}_1$ High Setup Time for Sleep Mode Entry		0		ns
t _{SHP}	S-\overline{\overline{CE}_1} High Hold Time before Sleep Mode Exit		0		ns
t _{C2LP}	S-CE ₂ Low Pulse Width		30		ns
t _{HPD}	\overline{S} - \overline{CE}_1 High Hold Time after Sleep Mode Exit		300		μs

Note:

1. When S-CE₂ is low, the device will be in the Sleep Mode. In this case, an internal refresh stops and the data might be lost.

13.6 Address Skew Timing

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ S-V}_{CC} = 2.7 \text{V to } 3.1 \text{V})$

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{SKEW}	Maximum Address Skew			10	ns

13.7 Data Retention Timing⁽¹⁾

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ S-V}_{CC} = 2.7\text{V to } 3.1\text{V})$


Symbol	Parameter	Notes	Min.	Max.	Unit
$t_{\rm BAH}$	Address Hold Time during Active		85	32,000	ns
t _{CSH}	$S-\overline{CE}_1$ Low Hold Time for Address Fix		85	32,000	ns

Note:

1. Either t_{BAH} or t_{CSH} required for data retention.

13.8 Smartcombo RAM AC Characteristics Timing Chart


Read Cycle Timing Chart



Note:


1. S-CE2 and S- $\overline{\text{WE}}$ must be High level for entire read cycle.

Write Cycle Timing Chart (S-WE Controlled)




- 1. If $S-\overline{OE} = High$, DOUT will be a High-Z state.
- 2. S-CE2 must be High level for entire write cycle.

Write Cycle Timing Chart (S-\overline{UB}, S-\overline{LB} Controlled)



- If S-OE = High, DOUT will be a High-Z state.
 S-CE2 must be High level for entire write cycle.
- 3. Although S-UB and S-LB are high state, it's illegal function to change address both S-CE1, S-CE2 and S-WE are in low state.


Standby Mode Timing




Note:

1. When S- $\overline{\text{CE}}_{1}$ = High, the device will be in the standby cycle. In this case data DQ pins are High-Z and all input pins are inhibited.


Power Up Timing



Sleep Mode Timing




Address Skew Timing 1



Note:

1. tskew is from first address change to last address change.


Address Skew Timing 2



Note:

1. tskew is from activate to last address change.


Address Skew Timing 3




Note:

1. tskew is from first address change to standby.

Data Retention Timing 1



Data Retention Timing 2



Note:

1. This applies for both read and write.

14. Notes

This product is a stacked CSP package that a 32M (x16) bit Flash Memory and a 16M (x16) bit Smartcombo RAM are assembled into.

- Supply Power

Maximum difference (between F-V_{CC} and S-V_{CC}) of the voltage is less than 0.3V.

- Power Supply and Chip Enable of Flash Memory and Smartcombo RAM (F-\overline{CE}, S-\overline{CE}_1, S-CE_2)

 $S-\overline{CE}_1$ should not be low and $S-CE_2$ should not be high when $F-\overline{CE}$ is low simultaneously.

If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DQ bus.

Both $F-V_{CC}$ and $S-V_{CC}$ are needed to be applied by the recommended supply voltage at the same time except Smartcombo RAM data retention mode.

- Power Up Sequence

When turning on Flash memory power supply, keep F- \overline{RST} low. After F-V_{CC} reaches over 2.7V, keep F- \overline{RST} low for more than 100 nsec.

- Device Decoupling

The power supply is needed to be designed carefully because one of the Smartcombo RAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between Smartcombo RAM and Flash Memory. Note peak current caused by transition of control signals (F- $\overline{\text{CE}}$, S- $\overline{\text{CE}}_1$, S-CE₂).



15. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto F-WE signal or power supply, may be interpreted as false commands and causes undesired memory updating. To protect the data stored in the flash memory against unwanted writing, systems operating with the flash memory should have the following write protect designs, as appropriate:

- The below describes data protection method.
 - 1. Protection of data in each block
 - Any locked block by setting its block lock bit is protected against the data alternation. When $F-\overline{WP}$ is low, any locked-down block by setting its block lock-down bit is protected from lock status changes.
 - By using this function, areas can be defined, for example, program area (locked blocks), and data area (unlocked blocks).
 - For detailed block locking scheme, see Chapter 5.Command Definitions for Flash Memory.
 - 2. Protection of data with F-V_{PP} control
 - When the level of F-V_{PP} is lower than V_{PPLK} (F-V_{PP} lockout voltage), write functions to all blocks are disabled. All blocks are locked and the data in the blocks are completely protected.
 - 3. Protection of data with F-RST
 - Especially during power transitions such as power-up and power-down, the flash memory enters reset mode by bringing F-RST to low, which inhibits write operation to all blocks.
 - For detailed description on F-\overline{RST} control, see Chapter 12.6 AC Electrical Characteristics for Flash Memory, Reset Operations.
- Protection against noises on F-WE signal

To prevent the recognition of false commands as write commands, system designer should consider the method for reducing noises on $F-\overline{WE}$ signal.

39

SHARP

16. Design Considerations

1. Power Supply Decoupling

To avoid a bad effect to the system by flash memory and Smartcombo RAM power switching characteristics, each device should have a $0.1\mu F$ ceramic capacitor connected between F-V_{CC} and GND, between F-V_{PP} and GND and between S-V_{CC} and GND.

Low inductance capacitors should be placed as close as possible to package leads.

2. F-V_{PP} Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the $F-V_{PP}$ Power Supply trace. Use similar trace widths and layout considerations given to the $F-V_{CC}$ power bus.

3. The Inhibition of Overwrite Operation

Please do not execute reprograming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit.

In case of reprograming "0" to the data which has been programed "1".

- Program "0" for the bit in which you want to change data from "1" to "0".
- Program "1" for the bit which has already been programed "0".

For example, changing data from "1011110110111101" to "1010110110111100" requires "11101111111111110" programing.

4. Power Supply

Block erase, full chip erase, (page buffer) program with an invalid $F-V_{PP}$ (See Chapter 11. DC Electrical Characteristics) produce spurious results and should not be attempted.


Device operations at invalid F-V_{CC} voltage (See Chapter 11. DC Electrical Characteristics) produce spurious results and should not be attempted.

17. Related Document Information⁽¹⁾

Document No.	Document Name
FUM00701	LH28F320BF, LH28F640BF, LH28F128BF Series Appendix

Note:


1. International customers should contact their local SHARP or distribution sales offices.



A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



*1 To prevent the unwanted writes, system designers should consider the design, which applies F-V_{CCW} (F-V_{PP}) to 0V during read operations and V_{CCWH1/2} (V_{PPH1/2}) during write or erase operations. See the application note AP-007-SW-E for details.

Figure A-1. AC Timing at Device Power-Up

For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "AC Electrical Characteristics for Flash Memory" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.



A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{VR}	F-V _{CC} Rise Time		0.5	30000	μs/V
t _R	Input Signal Rise Time			1	μs/V
t _F	Input Signal Fall Time			1	μs/V

NOTES:

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC Electrical Characteristics" described in specifications for V_{IH} (Min.) and V_{IL} (Max.).



iv

A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name	
AP-001-SD-E	Flash Memory Family Software Drivers	
AP-006-PT-E	Data Protection Method of SHARP Flash Memory	
AP-007-SW-E	RP#, V _{PP} Electric Potential Switching Circuit	

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

B-1 POWER UP SEQUENCE OF Smartcombo RAM


When turning on Smartcombo RAM power supply, the following sequence is needed.


B-1.1 Sequence of Smartcombo RAM Power Supply

- (1) Supply power.
- (2) Keep S-CE₂ low longer than or equal to 50µs. (See NOTES *1)
- (3) Keep S- $\overline{\text{CE}}_1$ and S-CE₂ high longer than or equal to 300 μ s. (See NOTES *2)
- (4) End of Initialization.

By executing above (1) to (4), the initialization of chip inside and the power occurred inside become stable.

<Example of the actual connection>





NOTES:

- *1) Connect System Reset signal to $S-CE_2$ and hold $S-CE_2$ low longer than or equal to $50\mu s$.
- *2) By adding "300 μ s Wait Routine" (S- $\overline{\text{CE}}_1$ and S-CE₂ high) in the software, delay the first access to Smartcombo RAM longer than or equal to 300 μ s.

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903

Fast Info: (1) 800-833-9437 www.sharpsma.com

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341

Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 **Head Office:**

No. 360, Bashen Road, Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk

Shenzhen Representative Office:

Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731

Phone: (86) 755-327373 Fax: (86) 755-3273735

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8

Fax: (82) 2-711-5819