Bi-CMOS IC



LV1110NM

Digital Surround Processor IC

Overview

The LV1110NM is a digital surround processor IC developed for miniature stereo components and radiocassette combinations. The major features built into this Bi-CMOS single-chip solution are function switching, recording volume control, surround processing, karaoke processing, 3-band graphic equalizer, and master volume control.

Features

- The built-in delay functions include input and output filters, analog-to-digital and digital-to-analog converters, delay lines with built-in memory, and delay reverberation. Other functions available are fixed matrix (L+R and L-R) and front mixing (choice of level or phase). These functions may be freely combined to easily produce a variety of surround modes and thus simulate a wide range of acoustic environments.
- The built-in karaoke functions include a vocal canceler, microphone echo, key control I/O, and other support for audio multiplexing software.

Functions

- Input function switching (Five channels with built-in 6-dB amplifier)
- Two REC output pins with volume controls (Two channels with on/off switches and choice of function output or mixer output)
- Input switching (choice of L+R, L–R, and L or R only)
- Microphone input (on/off)
- Vocal canceler
- Key control I/O pins

- Front addition (+3 dB, -3 dB, -5 dB, mute)
- I/O filters in delay block (choice of 2-, 5-, and 28-kHz low pass filters or through operation)
- Reverberation functions (with built-in volume control)
- Built-in SRAM (8 kilobytes)
- Variable delay (choice of 15, 20, 25, 30, 40, 50, 100, and 120 ms)
- Built-in V_{DD}
- I/O through or mute
- Three-band graphic equalizer (boost or cut with three steps each)
- Master volume control from 0 to -79 dB in 1-dB steps
- QIP-64E package with 0.8-mm pin pitch

Package Dimensions

unit: mm

3159-QFP64E



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Specifications Absolute Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum power supply voltage	V _{CC} max		12	V
Maximum power dissipation	Pd max	Ta \leq 70°C 114.3 × 76.1 × 1.6 mm ³ Mounted on glass epoxy circuit board	500	mW
Operating temperature	Topr		-25 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended power supply voltage	V _{CC}		9	V
Operating power supply voltage range	V _{CC} opg		8 to 11	V
Control data high-level voltage	V _{IH}		3.5 to 5.5	V
Comtrol data low-level voltage	V _{IL}		0 to 1.2	V

Electrical Characteristics at Ta = 25°C, V_{CC} = 9 V, f_{IN} = 1 kHz, V_{IN} = 300 mVrms = 0 dB, R_L = 10 k\Omega

Parameter	Symbol	Conditions		Ratings		Unit
Falameter	Symbol	Conditions	min	typ	max	
Qurescent current	Icco		19	28	42	mA
Input function switching (measured for functio	n in input / fur	iction out)				-
	VG _F 1	IN A, D	-2	0	+2	dB
Output level deviation	VG _F 2	IN B, C, E	4	6	8	dB
Maximum output voltage	V _{OF}	V _{CC} = 8.5 V, THD = 1%	2.0	2.4		V
Distortion	THD _F	400 to 30 kHz BPF		0.005	0.03	%
Output noise voltage	V _{NOF}	Rg = 10 kΩ, JISA		-102	-95	dBV
Interchannel crosstalk	CTF	$Rg = 10 k\Omega/V_0 = 1 Vrms, JIS A$	82	100		dB
L and R channel total throughput (measured f	or L and R inp	puts and L and R outputs)				
Output level deviation	VGT		-2	0	+2	dB
Signal handling	SHT	V _{CC} = 8.5 V, THD = 1%, 300 mVrms = 0 dB	15.0	16.5		dB
Distortion	THDT	400 to 30 kHz BPF		0.005	0.03	%
Signal-to-noise ratio	SNT	Rg = 10 k Ω , CCIR-ARM, 300 mVrms = 0 dB	85	100		dB
Interchannel crosstalk	CTT	$Rg = 10 k\Omega/V_0 = 1 Vrms, JIS A$	82	94		dB
S channel (measured for delay = 20 ms, reve	b. off, L-R, S-	IN input, S-OUT output)				
Output level deviation	VGS		-3	0	+3	dB
Signal handling	SHS	THD = 3%, 300 mVrms = 0 dB, V _{CC} = 8.5 V	15.0	16.5		dB
Distortion	THDS	400 to 30 kHz BPF, OUT FILTER: 5 kHz LPF		0.1	0.7	%
Signal-to-noise ratio	SNS	$Rg = 10 k\Omega$, CCIR-ARM, 300 mVrms = 0 dB OUT FILTER: 5 kHz LPF	60	68		dB
Long delay (measured for delay = 100 ms, rev	verb. off, MIC-	IN input, S-OUT output)				
Output level deviation	VGD	OUT FILTER: 2 kHz LPF	-4.5	-1.5	+1.5	dB
Maximum output voltage	V _{OD}	THD = 3%, V _{CC} = 8.5 V	1.4	1.8		V
Distortion	THDD	400 to 30 kHz BPF, OUT FILTER: 2 kHz LPF		2.0	3.0	%
Output noise voltage	V _{NOD}	Rg = 10 k Ω , JIS A, OUT FILTER: 2 kHz LPF		-75	-66	dBV
Vocal cut	VC		-16	-20	-24	dB
[REC output (measured for volume = 0 dB, fu	nction in, A inp	put, REC OUT)]				
Output level deviation	VG _R		-2	0	+2	dB
Maximum output voltage	V _{OR}	THD = 1%, V _{CC} = 8.5 V	1.6	2.0		V
Distortion	THD _R	400 to 30 kHz BPF		0.006	0.03	%
Output noise voltage	V _{NOR}	Rg = 10 kΩ, JIS A		-106	-95	dBV
Interchannel crosstalk	CTR	Rg = 10 k Ω /V _O = 1 Vrms, JIS A	82	100		dB
Mute attenuation ratio	MT _R	JIS A, $V_{IN} = 1$ Vrms = 0 dB	-75	-86		dB

Electrical Characteristics at Ta = 25°C, V_{CC} = 9 V, f_{IN} = 1 kHz, V_{IN} = 300 mVrms = 0 dB, R_L = 10 k\Omega

Parameter	Cumhal	Conditions	Ratings			Unit
Parameter	Symbol Conditions		min	typ	max	
Master volume control (measured for volume =)	naximum, V	OL IN input, VOL OUT output)				
Output level deviation	VG _V		-2	0	+2	dB
Maximum output voltage	Vov	V _{CC} = 8.5 V, THD = 1%	1.6	2.0		V
Distortion	THDV	400 to 30 kHz BPF		0.006	0.03	%
Output noise voltage	V _{NOV}	Rg = 10 kΩ, JIS A		-107	-95	dBV
Interchannel crosstalk	CTV	$Rg = 10 k\Omega/V_0 = 1 Vrms = 0 dB, JIS A$	85	103		dB
Mute attenuation ratio	MT _V	JIS A, V _{IN} = 300 mV = 0 dB	-70	-78		dB
Graphic equalizer (measured for IN,L,R input / C	DUT L,R)					
	VGE _U 1	BASS: f_{IN} = 100 Hz, MID: f_{IN} = 1 kHz, TREBLE: BOOST1: f_{IN} = 10 kHz	1.7	3	4.3	dB
Boost amount	VGE _U 2	BASS: f _{IN} = 100 Hz, MID: f _{IN} = 1 kHz, TREBLE: BOOST2: f _{IN} = 10 kHz	4.7	6	7.3	dB
	VGE _U 3	BASS: f _{IN} = 100 Hz, MID: f _{IN} = 1 kHz, TREBLE: BOOST3: f _{IN} = 10 kHz	8.5	10	11.5	dB
	VGE _D 1	BASS: f _{IN} = 100 Hz, MID: f _{IN} = 1 kHz, TREBLE: CUT1: f _{IN} = 10 kHz	-4.3	-3	-1.7	dB
Cut amount	VGE _D 2	BASS: f_{IN} = 100 Hz, MID: f_{IN} = 1 kHz, TREBLE: CUT2: f_{IN} = 10 kHz	-7.3	-6	-4.7	dB
	VGE _D 3	BASS: f_{IN} = 100 Hz, MID: f_{IN} = 1 kHz, TREBLE: CUT3: f_{IN} = 10 kHz	-11.5	-10	-8.5	dB

Block Diagram



Measurement Circuit



Sample Application Circuit



Control Format

A10963

A = "Low" level selects the LV1110M.

B1 and B2 specify the data mode (LL, HL, LH, or HH).

D1 to D13 give the data.

A = L, B1 = L, B2 = L Input function switching

D1, D2, D3	Function	Notes
L, L, L	MUTE	SW1 = F
L, L, H	CD.IN	SW1 = A
L, H, L	Tape.IN	SW1 = B, VG = 6 dB
L, H, H	Tuner.IN	SW1 = C, VG = 6 dB
H, L, L	MD.IN	SW1 = D
H, L, H	EXT.IN	Sw1 = E, VG = 6 dB

Input switching

See the Block Diagram for the SW modes.

D4, D5, D6	Function	SW5	SW9	SW20
L, L, L	L+R	В	А	В
L, L, H	L – R	В	С	В
L, H, L	L Only	A	А	В
L, H, H	R Only	С	А	В
H, L, L	Matrix Through	В	А	В
H, L, H	Total Through	В	A	A

Vocal canceler (When on, set D4, D5, and D6 for L+R mode.)

	L	Н
D7	OFF : SW9 = A	ON : SW9 = B

Microphone input

	L	Н
D8	OFF : SW8 = B	ON : SW8 = A

Key control switching

D9	Function	SW7	SW10	SW11
L	OFF	A/B	А	В
Н	ON	С	В	A

Stereo/matrix switching

	L	Н
D10	SW7 = A	SW7 = B

S-IN/S-OUT switching

	L	Н
D11	SW OFF	SW ON

Delay input switching

	Function
L, L	SW12 = C
L, H	SW12 = A
H, L	SW12 = B

A = L, B1 = H, B2 = L

Out filter switching

D1, D2	Level
L, L	Through
L, H	28 kHz L.P.F.
H, L	5 kHz, L.P.F
H, H	2 kHz L.P.F.

Reverberation level

D3, D4, D5	Level
L, L, L	
L, L, H	–9 dB
L, H, L	-7 dB
L, H, H	–5 dB
H, L, L	–3 dB
H, L, H	–2 dB
H, H, L	-1 dB
Н. Н. Н	0 dB

Delay

D6, D7, D8	Level
L, L, L	15 ms
L, L, H	20 ms
L, H, L	25 ms
L, H, H	30 ms
H, L, L	40 ms
H, L, H	50 ms
H, H, L	100 ms
Н. Н. Н	120 ms

System muting

	L	Н			
D9	Muting on	Muting off			

L and R muting

	L	Н		
D10	Muting on	Muting off		

Effect R channel ADD

D11 In-phase addition SW13 = A Inverted phase addition SW13 = B		L	н
	D11	In-phase addition SW13 = A	Inverted phase addition SW13 = B

Front ADD effect volume

D12, D13	Level
L, L	
L, H	–5 dB
H, L	–3 dB
H, H	+3 dB

A = L, B1 = L, B2 = H Graphic equalizer BASS

D1, D2, D3	Level
L, L, L	-10 dB
L, L, H	6 dB
L, H, L	–3 dB
L, H, H	0 dB
H, L, L	+10 dB
H, L, H	+6 dB
H, H, L	+3 dB
Н. Н. Н	0 dB

Graphic equalizer MID

D4, D5, D6	Level
L, L, L	-10 dB
L, L, H	-6 dB
L, H, L	–3 dB
L, H, H	0 dB
H, L, L	+10 dB
H, L, H	+6 dB
H, H, L	+3 dB
H. H. H	0 dB

Graphic equalizer TREBLE

D7, D8, D9	Level
L, L, L	-10 dB
L, L, H	6 dB
L, H, L	–3 dB
L, H, H	0 dB
H, L, L	+10 dB
H, L, H	+6 dB
H, H, L	+3 dB
H. H. H	0 dB

Port control (D10: PORT1, D11: PORT2)

	L	Н
D10	L	Н
D11	L	Н

A = L, B1 = H, B2 = H, D1 = L

Left channel master volume control

							1		1			1			
D2	D3	D4	D5	D6	D7	D8	ATT	D2	D3	D4	D5	D6	D7	D8	ATT
L	L	L	L	L	L	L	0	L	н	L	н	L	н	L	-42
L	L	L	L	L	L	н	-1	L	н	L	н	L	н	н	-43
L	L	L	L	L	н	L	-2	L	н	L	н	н	L	L	-44
L	L	L	L	L	н	н	-3	L	н	L	н	н	L	н	-45
L	L	L	L	н	L	L	-4	L	н	L	н	н	н	L	-46
L	L	L	L	н	L	н	-5	L	н	L	н	н	н	н	-47
L	L	L	L	н	н	L	-6	L	н	н	L	L	L	L	-48
L	L	L	L	н	н	н	-7	L	н	н	L	L	L	н	-49
L	L	L	н	L	L	L	-8	L	н	н	L	L	н	L	-50
L	L	L	н	L	L	Н	-9	L	н	н	L	L	н	н	-51
L	L	L	н	L	н	L	-10	L	н	н	L	н	L	L	-52
L	L	L	н	L	н	Н	-11	L	н	н	L	н	L	н	-53
L	L	L	н	н	L	L	-12	L	н	н	L	н	н	L	-54
L	L	L	н	н	L	н	-13	L	н	н	L	Н	н	н	-55
L	L	L	н	н	н	L	-14	L	н	н	Н	L	L	L	-56
L	L	L	н	н	н	Н	-15	L	н	н	Н	L	L	н	-57
L	L	н	L	L	L	L	-16	L	н	н	н	L	н	L	-58
L	L	Н	L	L	L	Н	-17	L	Н	н	н	L	н	н	-59
L	L	н	L	L	н	L	-18	L	н	н	н	н	L	L	-60
L	L	н	L	L	н	н	-19	L	н	н	н	н	L	н	-61
L	L	н	L	н	L	L	-20	L	н	н	н	н	н	L	-62
L	L	н	L	н	L	н	-21	L	н	н	н	н	н	н	-63
L	L	н	L	н	н	L	-22	н	L	L	L	L	L	L	-64
L	L	н	L	н	н	н	-23	н	L	L	L	L	L	н	-65
L	L	н	н	L	L	L	-24	н	L	L	L	L	н	L	-66
L	L	н	н	L	L	н	-25	н	L	L	L	L	н	н	-67
L	L	н	н	L	н	L	-26	Н	L	L	L	н	L	L	-68
L	L	н	н	L	н	н	-27	Н	L	L	L	н	L	н	-69
L	L	Н	н	Н	L	L	-28	н	L	L	L	Н	н	L	-70
L	L	Н	н	н	L	Н	-29	н	L	L	L	Н	н	н	-71
L	L	Н	н	н	н	L	-30	н	L	L	Н	L	L	L	-72
L	L	Н	н	н	н	Н	-31	н	L	L	Н	L	L	н	-73
L	Н	L	L	L	L	L	-32	н	L	L	Н	L	н	L	-74
L	Н	L	L	L	L	Н	-33	н	L	L	Н	L	н	н	-75
L	Н	L	L	L	н	L	-34	н	L	L	н	н	L	L	-76
L	Н	L	L	L	н	н	-35	н	L	L	н	н	L	н	-77
L	Н	L	L	н	L	L	-36	н	L	L	н	н	н	L	-78
L	Н	L	L	н	L	н	-37	н	L	L	н	Н	н	н	-79
L	Н	L	L	н	Н	L	-38	Н	L	н	L	L	L	L	
L	Н	L	L	н	н	Н	-39	:	:	:	:	:	:	:	
L	Н	L	н	L	L	L	-40	:	:	:	:	:	:	:	
L	Н	L	н	L	L	Н	-41	н	н	н	н	н	н	н	

Attenuation (dB)

REC volume

D9, D10, D11	Level
L, L, L	0 dB
L, L, H	-2 dB
L, H, L	4 dB
L, H, H	6 dB
H, L, L	-8 dB
H, L, H	-10 dB
H, H, L	-12 dB
Н. Н. Н	-14 dB

A = L, B1 = H, B2 = H, D1 = L

Right channel master volume control

D2	D3	D4	D5	D6	D7	D8	ATT	D2	D3	D4	D5	D6	D7	D8	ATT
L	L	L	L	L	L	L	0	L	Н	L	н	L	н	L	-42
L	L	L	L	L	L	н	-1	L	Н	L	н	L	н	н	-43
L	L	L	L	L	н	L	-2	L	Н	L	н	н	L	L	-44
L	L	L	L	L	н	н	-3	L	Н	L	н	н	L	н	-45
L	L	L	L	н	L	L	-4	L	Н	L	н	н	н	L	-46
L	L	L	L	н	L	н	-5	L	Н	L	н	н	н	н	-47
L	L	L	L	н	н	L	-6	L	Н	Н	L	L	L	L	-48
L	L	L	L	н	н	н	-7	L	Н	Н	L	L	L	н	-49
L	L	L	н	L	L	L	-8	L	н	Н	L	L	н	L	-50
L	L	L	н	L	L	н	-9	L	Н	Н	L	L	Н	н	-51
L	L	L	н	L	н	L	-10	L	Н	Н	L	Н	L	L	-52
L	L	L	н	L	н	н	-11	L	Н	Н	L	Н	L	н	-53
L	L	L	н	н	L	L	-12	L	Н	Н	L	н	Н	L	-54
L	L	L	н	н	L	н	-13	L	н	н	L	Н	н	н	-55
L	L	L	н	н	н	L	-14	L	н	н	н	L	L	L	-56
L	L	L	н	н	н	Н	-15	L	Н	н	н	L	L	н	-57
L	L	н	L	L	L	L	-16	L	н	н	н	L	н	L	-58
L	L	н	L	L	L	н	-17	L	н	н	н	L	н	н	-59
L	L	н	L	L	н	L	-18	L	н	н	н	н	L	L	-60
L	L	н	L	L	н	н	-19	L	Н	н	н	н	L	н	-61
L	L	н	L	н	L	L	-20	L	Н	н	н	н	н	L	-62
L	L	н	L	н	L	н	-21	L	Н	н	н	н	н	н	-63
L	L	н	L	н	н	L	-22	Н	L	L	L	L	L	L	-64
L	L	н	L	н	н	н	-23	н	L	L	L	L	L	н	-65
L	L	н	н	L	L	L	-24	н	L	L	L	L	н	L	-66
L	L	н	н	L	L	н	-25	Н	L	L	L	L	н	н	-67
L	L	н	н	L	н	L	-26	н	L	L	L	н	L	L	-68
L	L	н	н	L	н	н	-27	Н	L	L	L	н	L	н	-69
L	L	н	н	н	L	L	-28	Н	L	L	L	н	н	L	-70
L	L	н	н	н	L	н	-29	н	L	L	L	н	н	н	-71
L	L	н	н	Н	н	L	-30	Н	L	L	н	L	L	L	-72
L	L	н	н	н	н	н	-31	н	L	L	н	L	L	н	-73
L	Н	L	L	L	L	L	-32	н	L	L	н	L	н	L	-74
L	Н	L	L	L	L	н	-33	Н	L	L	н	L	н	н	-75
L	Н	L	L	L	н	L	-34	н	L	L	н	н	L	L	-76
L	Н	L	L	L	н	н	-35	н	L	L	н	Н	L	н	-77
L	Н	L	L	н	L	L	-36	н	L	L	н	Н	н	L	-78
L	Н	L	L	н	L	н	-37	н	L	L	н	н	н	н	-79
L	Н	L	L	н	н	L	-38	н	L	н	L	L	L	L	
L	Н	L	L	н	н	н	-39	:	:	:	:	:	:	:	
L	Н	L	н	L	L	L	-40	:	:	:	:	:	:	:	
L	Н	L	н	L	L	н	-41	н	Н	н	н	н	н	н	

REC OUT input switching

	L	н
D9	Function output	Mixer output

REC OUT on/off

	L	Н
D10	OFF	ON
D11	OFF	ON

Notes on control data



- The device latches the individual data bits of the command at the rising edge of the clock signal.
- One frame consists of 16 bits (A to D13).
- The device latches the data for the command at the rising edge of the enable signal.
- Maintain the clock and enable signals at High level when not controlling the LV1110NM.
- Maintain the enable signal at High level for at least 10 µs between commands.



Important note on mode control and using system muting

- When the power is first applied, allow the IC sufficient time to initialize (approximately 2 seconds) and then send it commands to turn system muting off and then on.
- When changing the delay, always turn system muting on and then off—that is, send the new data with the command to turn system muting on and again with the command to turn it back off.

Both operations enhance reliability by forcing the device to initialize its memory.

Data timing



Timing Characteristic

Parameter	Symbol		Ratir	ngs	Unit
Farameter	Symbol	min	typ	max	Unit
Enable-to-clock delay	tec	5			μs
Data-to-clock delay	tdc	5			μs
Clock high-level hold time	tch	5			μs
Clock high-level hold time	tcl	5			μs
Clock period	tck	10			μs

Control Commands

A = L, B1 = L, B2 = L

- D1, D2, and D3: Function input switching. In CD and MD modes an output buffer is used, but the 6-dB amplifier output is used for tape, tuner, and EXT modes. The input impedance is 50 k Ω .
- D4, D5, and D6: Matrix mode switching and total through switching. The signal selected by the matrix is mixed to the left and right channels according to D10 and used to form the surround signal according to the D11 and D12 delay signal selection bits. In total through mode, the left and right signals are directly output with the matrix and graphic equalizer blocks bypassed to provide a high signal-to-noise ratio output.
- D7: Audio rejection on/off. When this bit is set to 1, L+R mode must be selected with D4, D5, and D6.
- D8: Microphone mixing on/off.
- D9: Key control interface on/off. The signal (BGM) set up by the matrix block is output from pin 6 and the signal processed by key control is mixed into the left and right channels by inputting it to pin 7.
- D10: Left and right channel bypass/matrix switching. When matrix is selected, monaural and karaoke multi-sound software L/R only modes can be set up.
- D11: Surround signal I/O (input: pin 32, output: pin 33) on/off.
- D12 and D13: Delay line signal input switching. When SW = B, the signal processed by key control can be input to the delay line.

A = L, B1 = H, B2 = L

- D1 and D2: Delay line output filter switching: A 5-kHz or higher low-pass filter cutoff frequency is recommended for delay times of 15 to 50 ms, and a 2-kHz low-pass filter for 100 and 120 ms delay times.
- D3, D4, and D5: Reverb volume switching. Since oscillation may occur at the 0 dB setting, always use a setting of -1 dB or lower.
- D6, D7, and D8: Delay time setting.
- D9: System muting on/off. Always use the system muting function (D9) when changing the delay time. Turning the muting function on and the off again initializes memory and prevents incorrect operation.
- D10: Left and right channel output (pins 20 and 21) muting on/off.
- D11: Front mix right channel phase switching. Selects whether the delayed signal is added into the right channel in phase or out of phase relative to the left channel.
- D12 and D13: Front mix level switching.

A = L, B1 = L, B2 = H

- D1, D2, and D3: Graphic equalizer bass boost/cut level setting.
- D4, D5, and D6: Graphic equalizer mid boost/cut level setting.
- D7, D8, and D9: Graphic equalizer treble boost/cut level setting.
- D10 and D11: Port output high/low level settings. When set to high, the corresponding port pin is pulled up to VDD through a 51-k Ω resistor, and when set to low, the pin is pulled down with an npn transistor (about 1 k Ω).

A = L, B1 = H, B2 = H, D1 = L

- D2, D3, D4, D5, D6, D7, and D8: Left channel master volume setting.
- D9, D10, and D11: Record volume setting.

A = L, B1 = H, B2 = H, D1 = H

- D2, D3, D4, D5, D6, D7, and D8: Right channel master volume setting.
- D9: Record output signal switching. Selects function output or mixer output.
- D10 and D11: Record output on/off (muting). D10 controls the pin 2 and pin 52 outputs and D11 controls the pin 3 and 53 outputs.

Control Command Examples

The LV1110M provides the following functions required in digital surround systems: matrix, delay line, reverb volume, front mix (level and phase switching), and a graphic equalizer. It also provides microphone echo, a key control interface, vocal track removal, and multi-sound software support functions and associated settings as karaoke functions. The tables present examples of commands that control these functions.

MODE 1

BYPASS1	А	B1	B2	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13
	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L
	L	L	L	L	L	н	н	L	н	L	L	L	L	L	L	L
	L	Н	L	Н	L	L	L	L	L	L	L	Н	Н	L	L	L

Total Through

MODE 2

BYPASS2	А	B1	B2	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13
	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L
	L	L	L	L	L	н	н	L	L	L	L	L	L	L	L	L
	L	Н	L	Н	L	L	L	L	L	L	L	Н	Н	L	L	L

Matrix Through

MODE 3

STADIUM1	А	B1	B2	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13
	L	н	L	L	L	L	L	L	L	L	L	L	L	L	L	L
	L	L	L	L	L	н	н	L	L	L	L	L	L	н	L	н
	L	н	L	н	L	L	н	н	н	L	н	н	н	н	L	н

L + R Delay 50 ms, Reverb - 5 dB, Front add - 5 dB: Inverted phase, 5 kHz LPF

MODE 4

	Α	B1	B2	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13
HALL	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L
	L	L	L	L	L	н	L	L	L	L	L	L	L	Н	L	н
	L	Н	L	Н	L	L	Н	Н	L	Н	L	Н	Н	Н	L	н

L + R Delay 50 ms, Reverb -5 dB, Front add -5 dB: Inverted phase, 5 kHz LPF

MODE 5

STAGE	А	B1	B2	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13
	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L
	L	L	L	L	L	Н	L	L	Н	L	L	L	L	Н	L	Н
	L	Н	L	Н	L	L	Н	Н	Н	L	L	Н	Н	Н	Н	L

L - R Delay 40 ms, Reverb -5 dB, Front add -3 dB: Inverted phase, 5 kHz LPF

MODE 6

	А	B1	B2	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13
DISCO	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L
	L	L	L	L	L	Н	L	L	Н	L	L	L	L	Н	L	Н
	L	Н	L	Н	L	L	Н	Н	L	Н	L	Н	Н	Н	Н	L

L-R Delay 25 ms, Reverb -5 dB, Front add -3 dB: Inverted phase, 5 kHz LPF

MODE 7

	Α	B1	B2	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13
LIVE	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L
	L	L	L	L	L	н	L	L	L	L	L	L	L	н	L	н
	L	Н	L	Н	L	L	L	L	L	Н	L	Н	Н	Н	Н	L

L - R Delay 25 ms, Reverb off, Front add -3 dB: Inverted phase, 5 kHz LPF

MODE 8

	А	B1	B2	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13
MIC ECHO	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L
MIC ECHO	L	L	L	L	L	н	L	L	L	L	н	L	L	L	L	L
	L	Н	L	Н	Н	Н	Н	L	Н	Н	L	н	Н	L	Н	Н

MIC Mix: Echo, Delay 100 ms, Reverb –1 dB, Front add +3 dB: 2 kHz LPF

MODE 9

	А	B1	B2	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13
MIC ECHO	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L
Vocal canceler	L	L	L	L	L	Н	L	L	L	Н	Н	L	н	L	L	L
	L	н	L	н	н	н	н	L	н	н	L	н	н	L	н	н

MIC Mix: Echo, Vocal Cancel, Delay 100 ms, Reverb -1 dB, Front add +3 dB: 2 kHz LPF

MODE 10

MIC ECHO	Α	B1	B2	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13
With the key control	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L
interface enabled	L	L	L	L	L	Н	L	L	L	L	Н	L	L	L	L	L
	L	Н	L	Н	н	н	н	L	н	н	L	Н	н	L	Н	Н

MIC Mix: Echo, Key Control Interface On, Delay 100 ms, Reverb -1 dB, Front add +3 dB: 2 kHz LPF

MODE11

MIC ECHO	А	B1	B2	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13
Mile ECHO Multi-sound software	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L
Left channel only	L	L	L	L	L	Н	L	Н	L	L	Н	L	Н	L	L	L
	L	Н	L	Н	Н	Н	Н	L	Н	Н	L	Н	Н	L	Н	Н

MIC Mix: Echo, Lch Only, Delay 100 ms, Reverb –1 dB, Front add +3 dB: 2 kHz LPF

Graphic equalizer level attenuation technique



• Since the graphic equalizer provides a maximum boost of 10 dB, the head room is insufficient when this boost is used. Therefore, the signal level must be attenuated in the graphic equalizer block. One technique for providing this attenuation is to connect resistors in series with the external capacitors connected at pins 8 and 9 in the DC cut circuit. The formula below can be used to determine the amount of attenuation due to the value of the resistor.

Attenuation: $V_G = 20 \times \log (1 - R/10 \text{ K} + R) \text{ dB}$

Example: If $R = 10 \text{ k}\Omega$, the attenuation will be -6 dB.

Pin Functions

Pin No.	Pin Name	Pin voltage	Equivalent circuit	Description
1 54 55 56 57 58 61 62 63 64	EXT.R.IN CD.L.IN TAPE.L.IN TUNER.L.IN MD.L.IN EXT.L.IN CD.R.IN TAPE.R.IN TUNER.R.IN MD.R.IN	1/2 V _{CC}	 Function input pins. A TAPE, TUNER, or EXT inputs passes through an internal 6-dB amplifier; a CD or MD input, through a buffer amplifier. 	58,54 61,55 62,1 63,56 64,57 50kΩ
2 3 52 53	REC.R.OUT1 REC.R.OUT2 REC.L.OUT1 REC.L.OUT2	1/2 V _{CC}	Recording output pins.	52(2) 100Ω (53)(3) 777 A10968
4	MIC.IN	1/2 V _{CC}	Microphone mixer and echo input pin.	4 50kΩ 50kΩ 7/77 A10969

Pin No.	Pin Name	Pin voltage	Equivalent circuit	Description
5	VM.C	1/2 V _{CC}	 Pin for connecting phase shifter capacitor for karaoke functions and voice canceler. 	5 30kΩ 30kΩ 410970
6	KEY/DELAY.OUT	1/2 V _{CC}	• Output pin for key control BGM output or delay signal.	6 100 Ω 6 A10971
7	KEY.IN	1/2 V _{CC}	 Key control processing signal input pin. 	7 50KΩ ₹ 8 410972
8 9 34	DC-CUT.R DC-CUT.L DC-CUT	1/2 V _{CC}	 Pins for connecting capacitors for DC-CUT function. The capacitances determine the low pass filter cutoff frequencies. 	20kΩ ≤ (¹ / ₂) 8 9 34 20kΩ ≤ 9 34 20kΩ ≤ 777
10 25	HIGH.R HIGH.L	1/2 V _{CC}	Pins for connecting TREBLE capacitors.	10kΩ 10dB : 3kΩ 6dB : 9kΩ 3dB : 24kΩ (10/25) A10974

Pin No.	Pin Name	Pin voltage	Equivalent circuit	Description
11 14 28 31	MID.RI LOW.RI MID.LI LOW.LI	1/2 V _{CC}	Semiconductor inductance buffer amplifier input pins.	11 14 28 31 56kΩ → 777 A10975
12 15 27 30	MID.RO LOW.RO MID.LO LOW.LO	1/2 V _{CC}	Semiconductor inductance buffer amplifier output pins.	12 1.5κΩ (15) 27 30 777 Α10976
13 16 26 29	MID.R LOW.R MID.L LOW.L	1/2 V _{CC}	• Pins for connecting BASS/MID semiconducto inductances.	10kΩ 10kΩ 10dB : 22kΩ 6dB : 8kΩ 3dB : 2.7kΩ (13.16.26.29) A10977
18 23	VOL.R.OUT VOL.L.OUT	1/2 V _{CC}	Master volume control output pins.	(18) 100 Q (23) A10978
19 22	VOL.R.IN VOL.L.IN	1/2 V _{CC}	Master volume control input pins.	19 22 15kΩ \$

Pin No.	Pin Name	Pin voltage	Equivalent circuit	Description
20 21	OUT.R OUT.L	1/2 V _{CC}	• LINE OUT pins.	20 100 Ω (21)
32	S-IN	1/2 V _{CC}	• Surround signal input pin.	32 20kΩ ₹ ₩ A10981
33	S-OUT	1/2 V _{CC}	Delay processing surround signal output pin.	(33) 100 Ω (33)
35 36	OSC1 OSC2	0/5 V	• Pins for connecting 8-MHz oscillator.	35 1kΩ 36 1kΩ 36 1kΩ A10983
37 39	D/A A/D	1/2 V _{CC}	Pins for connecting variable integrator capacitors.	37 39 9.4kΩ 410984

Pin No.	Pin Name	Pin voltage	Equivalent circuit	Description
38	N.S	1/2 V _{CC}	Pins for connecting noise shaper capacitor.	38 10kΩ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
40	V _{DD}	5 V	• V _{DD} output from internal power supply.	(40 VDD VDD M A10986
41 42 43 46	ENABLE DATA CLOCK SHUMIT.REF	0/5 V	 Serial control data input pins. Connect pin 46 to the Low level for the input data. 	41 42 43 100kΩ ≥ 0 #7 46 A10987
44 45	O.PORT2 O.PORT1	0/5 V	 Output port pins. 1-mA current at Low level. Sink pin voltage: approximately 1 V. 	44 45 410988
48 50	IN.L IN.R	1/2 V _{CC}	• LINE IN pins.	(48) (50) 10kΩ
49 51	FUNCTION.L OUT FUNCTION.R OUT	1/2 V _{CC}		49 100Ω (51) /// A10990

LV1110NM





- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1998. Specifications and information herein are subject to change without notice.