



# LV2200M

## Cordless Telephone System IC

### Overview

The LV2200M is a cordless telephone system IC that integrates a narrow-band FM IF system that includes an adjustment-free FM detection circuit, a dual-PLL frequency synthesizer, and audio signal-processing functions (componder) on a single chip. This IC is appropriate for compact design end products.


### Functions

- IF system block
  - First mixer, first local oscillator, second mixer, second local oscillator
  - IF amplifier, limiter, RSSI
  - FM detector
  - Noise detection circuit (noise detection, Schmitt input, and noise filter operational amplifier)
- PLL system block (Supports all reception areas worldwide, except Japan.)
  - Two built-in PLL systems, one for reception and one for transmission
  - Programmable divider for the local oscillator
  - Programmable divider for the reference frequency
  - Built-in lock detection circuit (reception PLL)
  - Transmitter and receiver PLL charge pump output current control circuits (PLL loop gain and time constant switching)
- Audio signal-processing block
  - Compressor and expander
  - Transmission audio signal limiter circuit (IDC)
  - Splatter filter (SCF)
  - Microphone amplifier
  - Transmission and reception audio signal mute
  - Reception system audio signal output level switching (low/high)
- Other functions
  - Data input using serial data transmission (Controls all functions, including PLL circuits and muting.)
  - Reception data input system filter (SCF)
  - Reception data waveform shaper circuit (with hysteresis characteristics)
  - Reception VCO regulator
  - PLL regulator
  - Battery check function
  - Two standby modes

### Package Dimensions

unit: mm

#### SSOP44



■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

**SANYO Electric Co.,Ltd. Semiconductor Company**

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

## LV2200M

### Specifications

#### Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> max		7	V
Allowable power dissipation	Pd max	Ta ≤ 75°C	300	mW
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-40 to +125	°C

#### Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V <sub>CC</sub>		3	V
Operating supply voltage	V <sub>CCOP</sub>		2.4 to 5.5	V

#### Allowable Operating Ranges at Ta = -20 to 75°C, V<sub>CC</sub> = 2.4 to 5.5 V

##### PLL block

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
High-level input voltage	V <sub>IH</sub>	CL, DI, CE	V <sub>CC</sub> × 0.7		5.5	V
Low-level input voltage	V <sub>IL</sub>	CL DI, CE	0		0.6	V
Output voltage	V <sub>O</sub>	LD	0		5.5	V
Input frequency	f <sub>IN</sub>	PI (TX)	1.0		60	MHz
Input amplitude	V <sub>IN</sub>	PI (TX), f <sub>IN</sub> = 10 M to 60 MHz	-12		10	dBm

Note : 50 Ω terminate (0 dBm = 0.224 mVrms)

#### Electrical Characteristics at Ta = 25°C, V<sub>CC</sub> = 3 V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
[Current Drain]						
Quiescent current	I <sub>CCOP</sub>	No signal input, all circuits active		17.3	24	mA
Standby current	I <sub>sb-1</sub>	No signal input, only latches active		0.01	10	μA
	I <sub>sb-2</sub>	No signal input, reception PLL and oscillators active		6.5	9.5	mA
	I <sub>sb-3</sub>	No signal input, RF system, reception PLL, and DTSH active		12.3	17.3	mA
[IF Block] fc = 49.830 MHz, fm = 1 kHz, fdev = ±3.0 kHz, AMmod = 30%						
First mixer conversion gain	V <sub>CG1</sub>			20		dB
Second mixer conversion gain	V <sub>CG2</sub>			22		dB
Mixer third intercept point	I <sub>p3</sub>	First mixer		94		dBμ
Demodulator output	V <sub>O</sub>	V <sub>IN</sub> = 80 dBμEMF	138	175	222	mVrms
Total harmonic distortion	THD	V <sub>IN</sub> = 80 dBμEMF		1.5	3	%
Signal-to-noise ratio	S/N	V <sub>IN</sub> = 80 dBμEMF	43	48		dB
AM suppression ratio	AMR	V <sub>IN</sub> = 80 dBμEMF	35	43		dB
RSSI output	V <sub>REF1</sub>	V <sub>IN</sub> = 0 dBμEMF	0.1	0.3	0.55	V
	V <sub>REF2</sub>	V <sub>IN</sub> = 20 dBμEMF	0.6	0.9	1.3	V
	V <sub>REF3</sub>	V <sub>IN</sub> = 80 dBμEMF	1.6	2.0	2.4	V
Noise detector output	V <sub>ND1</sub>	f <sub>IN</sub> = 40 kHz, V <sub>IN</sub> = -20 dBV	0.85	1.1	1.35	V
	V <sub>ND2</sub>	f <sub>IN</sub> = 40 kHz, V <sub>IN</sub> = -10 dBV	1.4	1.7	2.0	V
Noise detection	V <sub>NTH1</sub>	Schmitt circuit on		0.85		V
	V <sub>NTH2</sub>	Schmitt circuit off		0.75		V
Schmitt output	V <sub>SH1</sub>	V41 = 1.4 V			0.2	
	V <sub>SH2</sub>	V41 = 0.2 V	2.8			V
[PLL Block]						
High-level output voltage	V <sub>OL</sub>	LD, I <sub>O</sub> = 2 mA			0.5	V
Output off leakage current	I <sub>OFF1</sub>	LD, V <sub>O</sub> = 3 V			3	μA
	I <sub>OFF2</sub>	PDR PDT, V <sub>O</sub> = 1.5 V			0.1	μA
High-level input current	I <sub>H1</sub>	CL, DI, CE, V <sub>I</sub> = 3 V			5	μA
Low-level input current	I <sub>L1</sub>	CL, DI, CE, V <sub>I</sub> = 0 V			5	μA


Continued on next page.

## LV2200M

Continued from preceding page.

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
[Audio Signal-Processing Block]						
<Transmission System Audio Signal Processing> $V_{IN\ REFC} = -40\ \text{dBV} = 0\ \text{dB}$ , $f_{IN} = 1\ \text{kHz}$ , Pre-Amp Gain = 20 dB, $R_L = 15\ \text{k}\Omega$						
Output level	$V_{Otx}$	$V_{IN} = V_{IN\ REFC} = 0\ \text{dB}$	-15.1	-13.1	-11.1	dBV
Gain error	$G_{ec}$	$V_{IN} = -40\ \text{dB}$	-2	-0.6	+1.0	dB
Total harmonic distortion	$THD_{tx}$	$V_{IN} = 0\ \text{dB}$		0.45	1.0	%
Output noise voltage	$V_{Ntx}$	$R_g = 620\ \Omega$ , $f = 20\ \text{Hz}$ to 20 kHz		2.7	5.4	mVrms
Limiting voltage	$V_{LT}$	$V_{IN} = +20\ \text{dB}$ , 1 kHz-BPF	1.16	1.4	1.64	Vp-p
Maximum preamplifier voltage gain	$V_{Gmax}$		30			dB
Splatter filter attenuation	$G_{fil}$	$f_{IN} = 5\ \text{kHz}$	-13.5	-11.5	-9.5	dB
Muting attenuation	$ATT_{tx}$	$V_{IN} = 0\ \text{dB}$ , 1 kHz-BPF		-76	-60	dBV
Crosstalk	$CT_{tx}$	$Exp-V_{IN} = -20\ \text{dBV}$ , 1 kHz-BPF		-60	-50	dBV
[Reception System Audio Signal Processing] $V_{IN\ REFE} = -20\ \text{dBV} = 0\ \text{dB}$ , $f_{IN} = 1\ \text{kHz}$ , $R_L = 15\ \text{k}\Omega$						
Output level	$V_{Orx}$	$V_{IN} = V_{IN\ REFE} = 0\ \text{dB}$	-22.2	-19.7	-17.2	dBV
Audio switching level difference	$V_{Lch}$	$V_{IN} = 0\ \text{dB}$	6.5	7.4	8.4	dB
Gain error	$G_{ee}$	$V_{IN} = -30\ \text{dB}$	-1.5	+0.3	+2.0	dB
Total harmonic distortion	$THD_{rx}$	$V_{IN} = 0\ \text{dB}$		0.3	1	%
Output noise voltage	$V_{Nrx}$	$R_g = 620\ \Omega$ , $f = 20\ \text{Hz}$ to 20 kHz		27	55	$\mu\text{Vrms}$
Muting attenuation	$ATT_{rx}$	$V_{IN} = 0\ \text{dB}$ , 1 kHz-BPF		-92	-70	dBV
Crosstalk	$CT_{rx}$	$Cmp-V_{IN} = -20\ \text{dBV}$ , 1 kHz-BPF		-92	-70	dBV
[Data Shaper] $V_{IN} = -20\ \text{dBV}$ , $f_{IN} = 1\ \text{kHz}$ , $R_L = 100\ \text{k}\Omega$ (pin 14)						
Duty ratio	Duty		43	50	57	%
Hysteresis	Hys			50		mVp-p
High-level output voltage	$V_{DTH}$		$V_{CC} - 0.2$	$V_{CC}$		V
Low-level output voltage	$V_{DTL}$			0.03	0.3	V
[Battery Check Function] $R_L = 100\ \text{k}\Omega$ (pin 15)						
Supply voltage detection level	$L_{BT1}$	$BT1 = 0$ , $BT0 = 1$	3.08	3.3	3.52	V
	$L_{BT2}$	$BT1 = 1$ , $BT0 = 0$	2.83	3.05	3.27	V
	$L_{BT3}$	$BT1 = 1$ , $BT0 = 1$	2.63	2.85	3.03	V
High-level output voltage	$V_{BCH}$	$V_{CC} \leq L_{BT}$	$V_{CC} - 0.2$	$V_{CC}$		V
Low-level output voltage	$V_{BCL}$	$V_{CC} \leq L_{BT}$		0.03	0.3	V

Block Diagram



CF1 : SFE10.7MS (Murata Mfg. Co., Ltd.)  
 CF2 : CFWS455F (Murata Mfg. Co., Ltd.)

A11867

# LV2200M

## Pin Functions

Pin No.	Pin	Function	Equivalent circuit
1 2	VCO1 VCO2	VCO input VCO output	<p style="text-align: right;">A11868</p>
3	GND1	MOS system ground	
10 11	OSC1 OSC2	Local oscillator input Local oscillator output	<p style="text-align: right;">A11869</p>
25 26	NF <sub>IN</sub> NF <sub>OUT</sub>	Noise filter input Noise filter output	<p style="text-align: right;">A11870</p>
29	AF <sub>OUT</sub>	FM detector output	<p style="text-align: right;">A11871</p>

Continued on next page.

# LV2200M





Continued from preceding page.

Pin No.	Pin	Function	Equivalent circuit
30	GND3	Low-frequency system ground	
31 32	P.S. 1 P.S. 2	Phase shifter operational amplifier output Phase shifter operational amplifier input	<p style="text-align: right;">A11872</p>
33	IF <sub>OUT</sub>	IF output	<p style="text-align: right;">A11873</p>
34 35 36	V <sub>REGIF</sub> IF IN GND2	IF reference voltage IF input IF system ground	<p style="text-align: right;">A11874</p>
37	2nd MIX OUT	Second mixer output	<p style="text-align: right;">A11875</p>

Continued on next page.

# LV2200M

Continued from preceding page.

Pin No.	Pin	Function	Equivalent circuit
39	2nd MIX IN	Second mixer input	 <p style="text-align: right;">A11876</p>
40	N RCT	Noise detector	 <p style="text-align: right;">A11877</p>
41	1st MIX OUT	First mixer output	 <p style="text-align: right;">A11878</p>
42	VCO REG	VCO reference voltage	 <p style="text-align: right;">A11879</p>

Continued on next page.

# LV2200M

Continued from preceding page.

Pin No.	Pin	Function	Equivalent circuit
43	1st MIX IN	First mixer input	<p style="text-align: right;">A11880</p>
44	GND4	VCO GND	
13	RSSI	RSSI output	<p style="text-align: right;">A11881</p>
16	NS OUT		<p style="text-align: right;">A11882</p>
4 6	RCP TCP	Receiver charge pump output Transmitter charge pump output	<p style="text-align: right;">A11883</p>
5	V <sub>CC1</sub>	MOS block latch power supply	

Continued on next page.

# LV2200M

Continued from preceding page.

Pin No.	Pin	Function	Equivalent circuit
7 9	P-REG V <sub>CC2</sub>	External transistor base input External transistor collector input (PLL power supply)	<p style="text-align: right;">A11884</p>
8	PI	Transmitter comparison signal input	<p style="text-align: right;">A11885</p>
12	VCC3	Power supply	
14 15	FSK OUT LD OUT	FSK signal output Receiver unlock detection output	<p style="text-align: right;">A11886</p>
17 18 19	CL DI CE	Data input CMOS input. Not built in pull-down resistor.	
20	TX DT IN	Transmitter data input	<p style="text-align: right;">A11887</p>
21	TX OUT	Transmitter output Operational amplifier output (class A)	<p style="text-align: right;">A11888</p>


Continued on next page.

# LV2200M

Continued from preceding page.

Pin No.	Pin	Function	Equivalent circuit
22	MIC IN	Microphone input	<p style="text-align: right;">A11889</p>
23	CMP NF	Compressor noise filter connection	<p style="text-align: right;">A11890</p>
24	RX OUT	Receiver output Operational amplifier output (class A)	<p style="text-align: right;">A11891</p>
27 38	C RCT E RCT	Full-wave rectifier output	<p style="text-align: right;">A11892</p>
28	RX IN	EXP input VCA/full-wave rectifier input block	<p style="text-align: right;">A11893</p>

Serial Data Format



A11894

Latch address				Control data content
A3	A2	A1	A0	D13 to D0
1	0	0	0	12 bits: Reference divider counter value
0	1	0	0	14 bits: Receiver programmable divider counter value
1	1	0	0	14 bits: Transmitter programmable divider counter value
0	0	1	0	Control settings 1
1	0	1	0	Control settings 2

Latch address				Control data content													
A3	A2	A1	A0	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	0	0	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
0	1	0	0	PR13	PR12	PR11	PR10	PR9	PR8	PR7	PR6	PR5	PR4	PR3	PR2	PR1	PR0
1	1	0	0	PT13	PT12	PT11	PT10	PT9	PT8	PT7	PT6	PT5	PT4	PT3	PT2	PT1	PT0
0	0	1	0	SB1	SB0	RMT	TMT	LVL	*	CR1	CR0	CT1	CT0	AR1	AR0	AT1	AT0
1	0	1	0	*	SCF2	SCF1	SCF0	SCFB	ULD	0	0	DZ	PE	ULT	CP	BT1	BT0

### Control Data Function

- Reference divider counter value (R11 to R0)

Binary value in which R0 is the lsb. The divisor can be set to a value in the range 32 to 4095. However, since there is a divide-by-2 circuit in the preceding stage, the actual divisor will be twice the set value.

Example: With a 10.24 MHz crystal, to create a reference frequency  $f_{ref}$  of 5 kHz:

$10.24 \text{ MHz} / 5 \text{ kHz} / 2$  gives a divisor of: 1024

Set R11 to R0 to the value 1024 (0400 hexadecimal).

UK1	UK0	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
0	0	0	1	0	0	0	0	0	0	0	0	0	0

- Receiver programmable divider counter value (PR13 to PR0)

Binary value in which PR0 is the lsb. The divisor can be set to a value in the range 256 to 16383.

Example: To create the receiver VCO frequency of 38.975 MHz when  $f_{ref}$  is 5 kHz:

$38.975 / 5 \text{ kHz}$  gives a divisor of: 7795

Set PR11 to PR0 to the value 7795 (1E73 hexadecimal).

PR13	PR12	PR11	PR10	PR9	PR8	PR7	PR6	PR5	PR4	PR3	PR2	PR1	PR0
0	1	1	1	1	0	0	1	1	1	0	0	1	1

- Transmitter programmable divider counter value (PT13 to PT0)

Binary value in which PT0 is the lsb. The divisor can be set to a value in the range 256 to 16383.

Example: To create the transmitter VCO frequency of 46.610 MHz when  $f_{ref}$  is 5 kHz:

$46.610 / 5 \text{ kHz}$  gives a divisor of: 9322

Set PT11 to PT0 to the value 9322 (246A hexadecimal).

PT13	PT12	PT11	PT10	PT9	PT8	PT7	PT6	PT5	PT4	PT3	PT2	PT1	PT0
1	0	0	1	0	0	0	1	1	0	1	0	1	0

- Power saving mode settings

SB1	SB0	Setting
0	0	1 st L0 VCO, 2 nd L0 OSC, RX-PLL blocks operate.
0	1	1 st L0 VCO, 2 nd L0 OSC, RX-PLL, 1 st mixer, 2 nd mixer, IF detect, Noise detect, Data shaper, SCF (data system) operate.
1	0	All blocks operate
1	1	All blocks operate

- Baseband muting control

Receiver audio signal

RMT	State
0	Receiver system audio signal muted
1	Receiver system audio signal mute released

Transmitter audio signal

TMT	State
0	Transmitter system audio signal muted
1	Transmitter system audio signal mute released

- Audio level control (receiver system output)

LVL	State
0	Standard level
1	Boosted level (boosted by about +7.4 dB)

## LV2200M

- Charge pump output current control (manual switching)

The charge pump circuit output current is controlled manually.

(Receiver charge pump output current)

These control states are valid only when both AR0 and AR1 are set to 0.

CR1	CR0	State
0	0	CRA
0	1	CRB
1	0	CRC
1	1	CRD

Current level: CRA > CRB > CRC > CRD

(Transmitter charge pump output current)

These control states are valid only when both AT0 and AT1 are set to 0.

CT1	CT0	State
0	0	CTA
0	1	CTB
1	0	CTC
1	1	CTD

Current level: CTA > CTB > CTC > CTD

- Charge pump output current control (automatic switching)

The charge pump circuit output current is controlled automatically.

(Receiver charge pump output current)

AR1	AR0	State
0	0	Manual switching is enabled
0	1	The circuit operates in CRA mode until the receiver PLL locks, and then switches to CRC mode when the circuit locks
1	0	The circuit operates in CRB mode until the receiver PLL locks, and then switches to CRD mode when the circuit locks
1	1	Manual switching is enabled

Current level: CRA > CRB > CRC > CRD

(Transmitter charge pump output current)

AT1	AT0	State
0	0	Manual switching is enabled
0	1	The circuit operates in CTA mode until the transmitter PLL locks, and then switches to CTC mode when the circuit locks
1	0	The circuit operates in CTB mode until the transmitter PLL locks, and then switches to CTD mode when the circuit locks
1	1	Manual switching is enabled

Current level: CTA > CTB > CTC > CTD

- SCF clock frequency switching

Low-pass filter 1 (splatter filter)

SCF2	SCF1	SCF0	SCF clock divisor	Cutoff frequency
0	0	0	60	3.313 kHz
0	1	0	62	3.206 kHz
1	0	0	58	3.427 kHz
0	0	1	66	3.106 kHz
0	1	1	68	3.011 kHz
1	0	1	64	2.923 kHz

Low-pass filter 2 (Receiver data input filter)

SCFB	SCF clock divisor	Cutoff frequency
0	60	3.313 kHz
1	120	1.656 kHz

• **Unlock detection width control**

This bit sets the phase error detection width for PLL locked/unlocked discrimination. The unlocked state is detected when the phase error listed in the table below occurs.

ULD	Phase error detection width	When the second crystal frequency is 10.24 MHz
0	±4/2nd Xtal	390 ns
1	±8/2nd Xtal	780 ns

Note: If this bit is changed while the PLL circuit is locked, lock will be lost temporarily.

• **Phase error output control**

Controls whether the unlock output pin (pin 15) output is set to the post-unlock detection output, or directly outputs phase detector phase error without modification.

PE	State
0	The unlock detector result is output
1	The phase detector phase error is output without modification

• **Dead zone control**

Controls the phase comparator dead zone.

DZ	State
0	DZA
1	DZB

DZA < DZB

• **Transmitter unlock detector function**

Pin 20 normally functions as the data addition amplifier input. However, it operates as the transmitter system unlock detector output if ULT is set to 1.

ULT	State
0	Data addition amplifier input function enabled
1	Transmitter unlock detector output function enabled

• **Charge pump circuit on/off function**

CP	State
0	Charge pump circuit turned on
1	Charge pump circuit turned off

• **Battery check function**


Pin 15 normally outputs the receiver unlock detector output. However, it can be set to function as the battery tester with the following mode settings.

BT1	BT0	Mode
0	0	Receiver unlock detector output enabled
0	1	Supply voltage detection level 1 (V <sub>CC</sub> ≈ 3.3 V)
1	0	Supply voltage detection level 2 (V <sub>CC</sub> ≈ 3.05 V)
1	1	Supply voltage detection level 3 (V <sub>CC</sub> ≈ 2.85 V)

• **Phase error extension time**

The time the detected phase error signal is extended.  
 Extension time =  $32 \times (1/\text{fref}) = 32/5 \text{ kHz} = 6.4 \text{ ms}$


(fref = reference frequency)



A11895











Test Circuit




L1:SA-254 (Sumida)  
VRC:SVC201SPA(SANYO)


A11897




Receiver Output Noise —  $V_{CC}$




Transmitter Limiting Level —  $V_{CC}$




Splatter Filter Attenuation —  $V_{CC}$




CT —  $V_{CC}$




PLL Regulator Voltage —  $V_{CC}$




Data Shaper Duty




Data Shaper Hysteresis —  $V_{CC}$




Regulator Voltage Temperature Dependence




Quiescent Current Temperature Characteristics




Output Level Temperature Characteristics




Compander Gain Error Temperature Characteristics




Output Distortion Temperature Characteristics




Maximum Input Level Temperature Characteristics




RX Noise Level — Ta










TX Noise Level — Ta




Receiver System Output Switching Level Difference Temperature Characteristics






RSSI Temperature Dependence




$V_{CC1, 2, 3}=3.0V$   
 $f_{IN}=49.830MHz$   
 $CCB4=1000$   
 $V_{CC1, 2}=GND$   
 $V_{CC3}=3.0V$   
 $f_{IN}=49.830MHz$   
 $f_m=1.0kHz$   
 $\Delta f = \pm 3kHz$   
 $V_{IN}=80dB \mu EMF$   
 $f_{vco}=39.135MHz$   
 $V_{vco}=100dB \mu EMF$   
 $f_{osc}=10.240MHz$   
 $V_{osc}=100mVrms$   
 Logic-Block off  
 LPF typ adj.free det.

RSSI Temperature Characteristics




$V_{CC1, 2}=GND$   
 $V_{CC3}=3.0V$   
 $f_{IN}=49.830MHz$   
 $f_m=1.0kHz$   
 $\Delta f = \pm 3kHz$   
 $V_{IN}=80dB \mu EMF$   
 $f_{vco}=39.135MHz$   
 $V_{vco}=100dB \mu EMF$   
 $f_{osc}=10.240MHz$   
 $V_{osc}=100mVrms$   
 Logic-Block off  
 LPF typ adj.free det.

RSSI Temperature Characteristics




$V_{CC1, 2}=GND$   
 $V_{CC3}=3.0V$   
 $f_{IN}=455kHz$   
 LPF typ adj. free det.

First Mixer Conversion Gain




$V_{CC}=3.0V$   
 $f_{IN}=19.830MHz$   
 $V_{IN}=60dB \mu EMF$   
 $f_{vco}=39.135MHz$   
 Measured at the first mixer output  
 Load: SFE10.7MS3-A

First Mixer Input/Output Characteristics




$V_{CC}=3.0V$   
 $f_d=49.830MHz$   
 $f_{ud1}=49.845MHz$   
 $f_{ud2}=49.860MHz$   
 $f_{vco}=39.135MHz$   
 $V_{vco}=100dB \mu EMF$   
 $I_{p3}=94.7dB \mu EMF$   
 (12.2897dBm)

First Mixer Input Frequency — Conversion Gain Characteristics




$V_{CC}=3.0V$   
 $f_{vco}=f_{IN} + 10.695MHz$   
 $V_{IN}=60dB \mu EMF$   
 $V_{vco}=100dB \mu EMF$   
 Measured at the first mixer output  
 Load: SFE10.7MS3-A


Second Mixer Conversion Gain




IF Amplifier Input/Output Characteristics




Detuning Characteristics




$V_{ND} - V_{IN}$




Temperature Characteristics 1




Temperature Characteristics 1




Detuning Characteristics




$V_O$  Detuning Characteristics



Noise Schmitt Temperature Characteristics



Noise Detector Output Voltage



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 1999. Specifications and information herein are subject to change without notice.