

LV49152V



Bi-CMOS LSI

Class-D Audio Power Amplifier BTL 15W × 2ch

ON Semiconductor®

<http://onsemi.com>

Overview

The LV49152V is a 15W per channel stereo digital power amplifier that takes analog inputs. The LV49152V uses unique Our developed feedback technology to achieve excellent audio quality despite being a class D amplifier and can be used to implement high quality flat display panel (FDP) based systems.

Features

- BTL output, class D amplifier system
- Unique Our developed feedback technology achieves superb audio quality
- High-efficiency class D amplifier
- Soft muting function reduces impulse noise at power on/off
- Full complement of built-in protection circuits : over current protection, thermal protection, and low power supply voltage protection circuits
- Built in Power limiter

Functions

- Power : 15W × 2ch output (VD = 15V, RL = 8Ω, fin = 1kHz, AES17, THD + N = 10%)
- Efficiency : 93% (VD = 15V, RL = 8Ω, fin = 1kHz, PO = 15W)
- THD + N : 0.08% (VD = 15V, RL = 8Ω, fin = 1kHz, PO = 1W, Filter : AES17)
- Noise : 90µVrms (Filter : A-weight)
- Package SSOP44J (275mil)

Specifications

Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings		Unit
Maximum supply voltage	VD	Supply voltage	20		V
Allowable power dissipation	Pd max	Our PCB, Soldered *	5.05		W
Package thermal resistance	θ_{JC}	Our PCB, Soldered *	2.1		°C/W
		Our PCB, Not soldered *	3.6		°C/W
Maximum junction temperature	Tj max		150		°C
Operating temperature	Topr		-25 to +75		°C
Storage temperature	Tstg		-50 to +150		°C

* : Mounted on a specified board 110.0mm × 100.0mm × 1.5mm, glass epoxy (two-layer)

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Recommended Operating Range at Ta = 25°C

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage range	VD	Supply voltage	9	15	18	V
Load impedance range	R _L	Speaker load	4	8		Ω

Electrical Characteristics at Ta = 25°C, VD = 15V, R_L = 8Ω, L = 33μH (TOKO : A7502BY-330M), C = 0.1μF, C_L = 0.47μF




Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Standby current	I _{ST}	$\overline{STBY} = L, \overline{MUTE} = L$		1	10	μA
Mute current	I _{MUTE}	$\overline{STBY} = H, \overline{MUTE} = L$	14	20	26	mA
Quiescent current	I _{CCO}	$\overline{STBY} = H, \overline{MUTE} = H$	35	45	55	mA
Voltage gain	V _G	f _{in} = 1kHz, V _O = 0dBm	28	30	32	dB
Offset voltage	V _{OFFSET}	R _g = 0	-150		150	mV
Total harmonic distortion	THD+N	P _O = 1W, f _{in} = 1kHz, AES17		0.08	0.4	%
Output power	P _O @10%	THD+N = 10%, AES17	13	15		W
Channel separation	CHsep.	R _g = 0, V _O = 0dBm, DIN AUDIO	55	70		dB
Ripple rejection ratio	SVRR	f _r = 100Hz, V _r = 0dBm, R _g = 0, DIN AUDIO	50	60		dB
Noise	V _{NO}	R _g = 0, A-weight		90	300	μVrms
High-level input voltage	V _{IH}	\overline{STBY} and \overline{MUTE} pin	3		VD	V
Low-level input voltage	V _{IL}	\overline{STBY} and \overline{MUTE} pin	0		1	V
Under voltage protection UPPER	UV_UPPER	VD voltage measure		8.0		V
Under voltage protection LOWER	UV_LOWER	VD voltage measure		7.0		V

Note : The values of these characteristics were measured in the Our test environment. The actual values in an end system will vary depending on the printed circuit board pattern, the external components actually used, and other factors.


Package Dimensions


unit : mm (typ)


3285

**Pin Assignment**

Block Diagram and Application Circuit Example 1 ($R_L = 8\Omega$)



Application Circuit Example 2 ($R_L = 6\Omega$)

Application Circuit Example 3 ($R_L = 4\Omega$)

LV49152V

Pin Equivalent Circuit

Pin No.	Pin name	I/O	Description	Equivalent Circuit
1	MUTE	I	Mute control pin	
2	STBY	I	Standby control pin	
3	VIN1+	I	Input pin, CH1 plus	
4	VIN1-	I	Input pin, CH1 minus	
5	PLC	I	Power level control pin	

Continued on next page.

LV49152V

Continued from preceding page.

Pin No.	Pin name	I/O	Description	Equivalent Circuit
6	V _{IN2-}	I	Input pin, CH2 minus	<p>Pin 6 (V_{IN2-}) is connected to the base of a PNP transistor. The collector of this transistor is connected to ground through a 300Ω resistor. The emitter of the PNP is connected to the base of an NPN transistor. The collector of the NPN is connected to ground through a 30kΩ resistor labeled '≤30kΩ'. A bias voltage source V_{BIAS} is connected between the collector of the PNP and ground. The base of the NPN is also connected to the collector of the PNP.</p>
7	V _{IN2+}	I	Input pin, CH2 plus	<p>Pin 7 (V_{IN2+}) is connected to the base of a PNP transistor. The collector of this transistor is connected to ground through a 300Ω resistor. The emitter of the PNP is connected to the base of an NPN transistor. The collector of the NPN is connected to ground through a 30kΩ resistor labeled '≤30kΩ'. A bias voltage source V_{BIAS} is connected between the collector of the PNP and ground. The base of the NPN is also connected to the collector of the PNP.</p>
8	MUTECAP	O	Muteing sysystem capacitor connection	<p>Pin 8 (MUTECAP) is connected to the base of a PNP transistor. The collector of this transistor is connected to ground through a 10kΩ resistor. The emitter of the PNP is connected to the base of an NPN transistor. The collector of the NPN is connected to ground through a 20kΩ resistor. The base of the PNP is connected to the collector of another PNP transistor. The collector of this second PNP is connected to V_{DD}. The base of the second PNP is connected to the base of the first PNP through a 10kΩ resistor. The collector of the second PNP is connected to ground through a 20kΩ resistor. The base of the second PNP is also connected to the base of the NPN transistor.</p>
9	V _{CC}	O	Internal power supply decoupling capacitor connection	<p>Pin 9 (V_{CC}) is connected to the base of a PNP transistor. The collector of this transistor is connected to ground through a 300Ω resistor. The base of the PNP is connected to the collector of another PNP transistor. The collector of this second PNP is connected to V_{DD}.</p>
10	BIASCAP	O	Internal regulator decoupling capacitor connection	<p>Pin 10 (BIASCAP) is connected to the base of a PNP transistor. The collector of this transistor is connected to ground through a 100kΩ resistor. The base of the PNP is connected to the collector of another PNP transistor. The collector of this second PNP is connected to V_{DD}. The base of the second PNP is connected to the base of the first PNP through a 1kΩ resistor. The collector of the second PNP is connected to ground through a 1kΩ resistor. The base of the second PNP is also connected to the base of the NPN transistor.</p>

Continued on next page.

LV49152V

Continued from preceding page.

Pin No.	Pin name	I/O	Description	Equivalent Circuit
11	VBIAS	O	Internal regulator decoupling capacitor connection	
12	VREG5	O	Internal regulator decoupling capacitor connection	
13	GND		Analog Ground	
14	NC		Non connection	
15	NC		Non connection	
16	NC		Non connection	
17	NC		Non connection	
18	NC		Non connection	
19	NC		Non connection	
20	NC		Non connection	
21	NC		Non connection	
22	NC		Non connection	
23	PVD2		CH2 power supply	
24	PVD2		CH2 power supply	
25	OUT2 ⁺	O	Output pin, CH2 plus	
26	OUT2 ⁺	O	Output pin, CH2 plus	

Continued on next page.

LV49152V



Continued from preceding page.

Pin No.	Pin name	I/O	Description	Equivalent Circuit
27	BOOT2 ⁺	I/O	Boot strap pin, CH2 plus	
28	V _{DD2}	O	CH2 internal regulator decoupling capacitor connection	
29	BOOT2 ⁻	I/O	Boot strap pin, CH2 minus	
30	OUT2 ⁻	O	Output pin, CH2 minus	
31	OUT2 ⁻	O	Output pin, CH2 minus	
32	PGND2		CH2 Power Ground	
33	PGND2		CH2 Power Ground	
34	PGND1		CH1 Power Ground	
35	PGND1		CH1 Power Ground	
36	OUT1 ⁻	O	Output pin, CH1 minus	
37	OUT1 ⁻	O	Output pin, CH1 minus	
38	BOOT1 ⁻	I/O	Boot strap pin, CH1 minus	
39	V _{DD1}	O	CH1 internal regulator decoupling capacitor connection	
40	BOOT1 ⁺	I/O	Boot strap pin, CH1 plus	

Continued on next page.

LV49152V

Continued from preceding page.

Pin No.	Pin name	I/O	Description	Equivalent Circuit
41	OUT1+	O	Output pin, CH1 plus	
42	OUT1+	O	Output pin, CH1 plus	
43	PVD1		CH1 power supply	
44	PVD1		CH1 power supply	

Operation Mode Summary

STBY mode ($\overline{\text{STBY}} = \text{L}$ and $\overline{\text{MUTE}} = \text{L}$)

Each bias becomes off state when the regulator in IC has been turned off.

The most of circuits becomes off state.

The supply current : 1 μA (typical).

MUTE mode ($\overline{\text{STBY}} = \text{H}$ and $\overline{\text{MUTE}} = \text{L}$)

Each bias becomes on state when the regulator in IC has been turned on.

When more than half of the circuits are active, the amplifier in the output stages become off.


The supply current : 20mA (typical).

Operation mode ($\overline{\text{STBY}} = \text{H}$ and $\overline{\text{MUTE}} = \text{H}$)

The LV49152V operates as D-class amplifier.

The output signal is synchronized with the input signal.


The supply current : 45mA (typical)



ON TIME/OFF TIME

ON TIME

Please secure ON TIME of 350msec or more for reducing Pop noise.




Function image

ON TIME ••• the time until the **MUTE** pin is set to high level after the **STBY** pin is set to high level

OFF TIME

Please secure OFF TIME of 1000msec or more for reducing Pop noise.



Function image


OFF TIME ••• the time until the **STBY** pin is set to low level after the **MUTE** pin is set to low level

SOFT MUTE

The soft mute circuit is able to use fade in/fade out function, and can set Rise time and fall time by the time constant of the MUTECAP capacitor.

FADE IN


Mute rise time is Applpx.450msec in our recommended external components.



Function image

FADE OUT

Mute fall time is Applpx.450msec in our recommended external components.




Function image

Power supply lowering protection circuit

Since the instable operation in the low voltage is prevented by using this circuit, after the voltage of the PVD pin is monitored and the voltage below the Attack voltage ($PVD = 8V$ typ.), AMP is turned off.

Also, to prevent the instable operation when the voltage of the PVD pin is decreased by any cause during operations, the Attack voltage ($PVD = 7V$ typ.) is set.

The voltage of Attack and Recover has hysteresis (About 1V) to prevent ON/OFF continuous action of the power supply lowering protection circuit.




Also, this IC is designed to turn off AMP in the same sequence that the MUTE is on as a pop noise measures when the plug of products are put off.

Over current protection circuit

The over current protection circuit is a protection circuit * to protect the output DMOS from the over current and corresponds to any mode of the power supply, GND and a load short.

The protection operation is performed when the current reaches the detection current value set out in IC and the output DMOS is compulsorily turned off for about 20 μ sec.

After compulsorily turning off the output DMOS, when the Amplifier is automatically reset in usual operation and the over current flows continuously, the protection operation is performed again.



Function image


* The over current protection circuit is a function to avoid the abnormal state like the output short-circuit temporarily. Unfortunately, we cannot guarantee that IC is not destroyed.

Thermal protection circuit

The LV49152V includes a thermal protection circuit to prevent damage to or destruction of the IC should abnormal internal heat generation occur.

This means that should the IC junction temperature (T_j) rise above about 175°C due to inadequate heat dissipation or other reason, the thermal protection circuit will operate to stop IC operation should the temperature rise further.

If the temperature is reduced by lowering the input level or other means, the thermal protection circuit will recover automatically (about 105°C).



Function image



* The thermal protection circuit is a function to avoid the abnormal state temporarily.

Unfortunately, we cannot guarantee that IC is not destroyed.

PLC

The PLC (power level control) function is able to control the maximum index modulation by setting a value of external PLC resistance R1 voluntarily, and prevent a PWM signal from becoming the over modulation mode. In addition, this circuit can be used as output power limit circuit because the PLC function can set the maximum index modulation voluntarily, and variable from 2W to 15W with output power linearly in the state that made the power supply voltage and load resistance fixation. Because the PLC function can set the suitable rated output with the same power supply voltage/speaker regardless of screen size in flat screen televisions by this, set can plan the commonization of the board.


Furthermore, The PLC function can reduce abnormal noise in the hard clip so that output wave pattern becomes the soft clip when it limited output power.



Function image

Measuring condition


VD = 15V, RL = 8Ω, L = 33μH (TOKO : A7502BY-330M), C = 0.1uF, CL = 0.47μF, Ta = 25°C



Setting example of the output power limit value

- * When it is used this function as output power limit, please use the high-precision resistance such as the metal film resistor when precision of the electricity value is necessary.
- * The value of external PLC resistance R1 please connects more than 3kΩ.
- * When it is changed a value of external PLC resistance R1, please turn off an amplifier.

Cut-off frequency calculation method and the output LC filter setting



The cut off frequency f_c of the output LC filter is calculated by the following formula.

$$f_c = \frac{1}{2\pi\sqrt{2LC_L}}$$

Also, by setting the cut off frequency f_c , the value of C_L and L is calculated by using the following formula.

$$C_L = \frac{1}{2\sqrt{2} \times \pi R_L f_c}$$

$$L = \frac{\sqrt{2} \times R_L}{4\pi f_c}$$

In general, the value from 20% to 30% of C_L is set to C .

In case of $f_c = 30\text{kHz}$



$R_L [\Omega]$	$L [\mu\text{H}]$	$C_L [\mu\text{F}]$	$C [\mu\text{F}]$	Q
4	15	1	0.22	0.650
6	22	0.68	0.15	0.636
8	33	0.47	0.1	0.704
16	68	0.22	0.047	0.739



Above formula is common calculation method and is a measure of constant setting.
In fact, it is necessary to set with each set that considers the speaker characteristics.

In addition, please set the fixed number to become $Q \leq 1$ in currents in the f_c neighborhood increasing if Q value of the LC filter is big.



Graph data









$L = 33\mu H$ (TOKO : A7502BY-330M), $C = 0.1\mu F$, $C_L = 0.47\mu F$















LV49152V









ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.