4BIT REAL TIME CLOCK MODULE with I/O CONNECTIONS

RTC-58321/58323

Overview

The RTC-58321/58323 is a CMOS real time clock modules with perpetual calendar function developed for microcomputer applications.


It has a built-in 32.768 kHz quartz resonator, and provides clock and calendar registers for year, month, day, day-of-week, hours, minutes and seconds, with 12-hour/24-hour selection, plus automatic leap-year correction with software selection for local calendars, and an additional periodic reference signal output.


Being a CMOS device, it has a very low power consumption for battery back-up purposes.

■ Features


- Adjustment-free built-in quartz resonator keeps component count low.
- Built-in clock and calendar registers for year, month, day, day-of-week, hours, minutes and seconds.
- 12-hour/24-hour selection.
- Automatic leap-year correction, with software selection for local calendars.
- Counter start, stop and reset functions.
- Periodic reference signal output selectable: 1024 Hz, or 1 second, 1 minute or 1 hour intervals.
- Data bus is 4-bit bi-directional, with memory-type reads and writes.
- CMOS device, for very low power consumption, and long battery back-up period.
- Compatible at pin and function levels with the MSM58321 RS.

■ Pin connections





■ Block diagram



■ Pin functions

Pin nu	mbers	Pin symbol	Input/output	Function
RTC-58321	RTC-58323			
1	5	CS2	Input	Chip select. When high, device can be accessed.
2	6	WRITE	Input	Set high to write.
3	7	READ	Input	Set high to read.
4 to 7	8 to 11	D ₀ to D ₃	Both	Address/data bus.
8	12	GND		Negative power supply.
9	13	ADDRESS WRITE	Input	Address latch. Set high to latch address from D ₀ to D ₃ .
10	14	BUSY	Output	1 Hz output pin.
11	15	STOP	Input	1 Hz on/off control pin. When high, the 1 Hz signal is disabled, and the counter stopped.
12	16	TEST	Input	Increment pin for the counter. Normally this pin should be fixed low.
13	17	CS1	Input	Connect to power down detection circuit. (Fix high if there is no power down detection circuit.) When CS1 is low, chip cannot be accessed, regardless of state of CS2.
*	1 to 4	NC		Fix low.
14 to 16	18 to 24	Vdd		Positive power supply (normally +5 V).

 $^{^{\}star}$ A bypass capacitor (minimum 0.01 $\,\mu\text{F})$ must be connected between VDD and GND, as close as possible.

■ Characteristics

1. Absolute maximum ratings

Item	Symbol	Conditions (Pins)	Rated Value		Unit
Power supply voltage	VDD	Ta = 25°C, VDD-GND	-0.3 to +7.0		V
Input voltages	Vı	Ta = 25°C input pins	-0.3 to VDD +0.3		V
Output voltages	Vo	Do to D3	-0.3 to VDD +0.3		V
Storage temperature	Тѕтс	Temperature stored as separate item.	RTC-58321	-55 to +85	°C
			RTC-58323	-55 to +125	°C
Soldering temperature	Tsol	RTC-58321	Maximum 260 °C for up to 10 seconds (pins package maximum 150 °C. Maximum 260 °C for up to 10 seconds (twice max or maximum 230 °C for up to three minutes		
		RTC-58323			

2. Operating Conditions

If	tem	Symbol	Min.	Тур.	Max.	Unit	Notes
Power supply		VDD	4.5	5.0	5.5	V	VDD-GND
Data hold	Data hold voltage *1		2.2	-	5.5		
Operating	RTC-58321	ТОР	-10	-	70	°C	
temperature	RTC-58323		-30	=	85		

^{*1} Data hold voltage: This is the range of power supply voltage for which the internal operation of the clock is guaranteed.

I/O operations are not guaranteed.

3. Frequency characteristics

	Item	Symbol	Conditions	Max.	Unit
	RTC-58321 A		Ta = 25°C	± 10	
Frequency	RTC-58321 B	Δf/fo	VDD = 5.0V	± 50	ppm
tolerance	RTC-58323			5 ± 20	
	Aging	fa	Ta = 25°C;VDD = 5.0V;first year	± 5	ppm/y
Temperature	e characteristics *2	tOP	VDD = 5.0V;Ta = -10 to 70°C	+ 10/-120	ppm
Voltage	characteristics	fV	VDD = 2.2 to 5.5V Ta fixed, 5V reference	± 2	ppm

 $^{^{*}2}$ Deviation from the frequency at 25 $^{\circ}$ C.

Notes

- 1. Frequency tolerance based on VDD = 5.0 V.
- 2. Frequency tolerance is value guaranteed on factory shipment.

4. DC characteristics

RTC-58321 (VDD = 5V \pm 0.5V, Ta = -10 to 70°C) RTC-58323 (VDD = 5V \pm 0.5V, Ta = -30 to 85°C)

				1110 00020 (V DD = 3 V ± 0.0	5 v, ia – c	0 10 03 0)
Item	Symbol	Conditio	ns	Min.	Тур.	Max.	Unit
High input voltage	VIH1 *1			3.6			V
	VIH2 *2			VDD - 0.5			V
Low input voltage	VIL					0.8	V
Low output voltage	Vol	IOL = 1.6r	nA			0.4	V
Low output current	lol	VOL = 0.4	١V	1.6			mA
High input current	IIH *3	VIH = 5\	/	10	30	80	μА
Low input current	I⊫ *3	VIL = 0V				-1	μА
Input leakage current	ILIH	VIH = 5\	/			1	μА
Input off-state leakage current	ILIL	VIL = 0\	1			-1	
Input capacity	Cı	f = 1MH	Z		5		pF
Current consumption	ЮР	VDD = 5V	*4		100	500	μΑ
			*5		20	40	
		VDD = 3V	*4		15	30	
			*5		7	20	
Oscillation start time *6	tosc	VDD = 5	V		1.5	3.0	sec.
		Ta = 25°C	°C				

- *1 Pins CS2, WRITE, READ, ADDRESS WRITE, STOP, TEST and Do to D3
- *2 CS1
- *3 Pins CS1, CS2, WRITE, READ, ADDRESS WRITE, STOP and TEST
- *4 CS1 and CS2 high, BUSY Open-circuit
- *5 CS1, CS2 and BUSY Open-circuit
- *6 Confirmed by BUSY

5. AC characteristics

RTC-58321 (VDD = 5V \pm 0.5V, Ta = -10 to 70°C) RTC-58323 (VDD = 5V \pm 0.5V, Ta = -30 to 85°C)

ltem	Symbol	Conditions	Min.	Тур.	Max.	Unit
Chip select set-up time	tcs	-	0	=	=	μS
Address set-up time	tas	-	0	=	=	μS
Address write pulse width	taw	-	0.5	=	=	μS
Address hold time	tан	-	0.1	=	=	μS
Data set-up time	tos	-	0	=	=	μS
Write pulse width	tww	-	2	=	=	μS
Data hold time	tон	-	0	=	=	μS
Read inhibit time	trı	-	0	=	=	μS
Read access time	t RA	-	-	=	*	μS
Read delay time	too	-	-	=	1	μS
Chip select hold time	tсн	-	0	-	-	μS


 $trA = 1\mu S + C \times R \times ln \qquad \qquad \frac{VDD}{VDD - VH \min}$

C : capacitance of data line R : pull-up resistance


VHmin : high voltage level of IC connected to data line

In : natural logarithm

6. Timing chart



7. Data hold timing



■ Registers

1. Register table

Address	D 3	D2	D1	D0	Register		DA	TA		Count value	Notes
(hexadecimal)	(A3)	(A2)	(A1)	(A0)	name	D 3	D2	D1	D0		
0	0	0	0	0	S1	S 8	S4	S 2	S1	0 to 9	Seconds units register
1	0	0	0	1	S ₀	*	\$40	\$ 20	S 10	0 to 5	Seconds tens register
2	0	0	1	0	MI1	mi8	mi4	mi2	mi1	0 to 9	Minutes units register
3	0	0	1	1	MI10	*	mi40	mi20	mi10	0 to 5	Minutes tens register
4	0	1	0	0	H1	h8	h4	h2	h1	0 to 9	Hours units register
5	0	1	0	1	H10	24/12	pm/am	h20	h10	0 to 1 or 0 to 2	Hours tens register
6	0	1	1	0	W	*	W4	W2	W1	0 to 6	Day-of-week register
7	0	1	1	1	D1	d8	d4	d2	d1	0 to 9	Day units register
8	1	0	0	0	D10	Leap ye	ar select	d 20	d 10	0 to 3	Day tens register
9	1	0	0	1	MO1	mo8	mo4	mo2	mo1	0 to 9	Month units register
А	1	0	1	0	MO10	*	*	*	mo 10	0 to 1	Month tens register
В	1	0	1	1	Y1	у8	у4	y 2	y 1	0 to 9	Year units register
С	1	1	0	0	Y10	y80	y 40	y 20	y 10	0 to 9	Year tens register
D	1	1	0	1		*	*	*	*		Reset register
E	1	1	1	0		1hour	1minute	1second	1024Hz		Reference signal registers
F	1	1	1	1							

2. Notes

- (1) The device uses positive logic, and a logic high voltage corresponds to a 1 in a register bit.
- (2) Do not set the clock to impossible dates (17:34 pm on February 30th, for example). The results are unpredictable.
- (3) When the device is powered on, the initial settings of all bits are undefined.

■ Register functions

- 1. Date and time registers
- (1) The register values are in BCD, and used positive logic.

E.g.(S8, S4, S2, S1) =
$$(1, 0, 0, 1)$$
 = 9 seconds

(2) Day-of-week register

The value is coded as 0 to 6, with Sunday = 0.

Code	0	1	2	3	4	5	6
Day	Sun.	Mon.	Tue.	Wed.	Thud.	Fri.	Sat.

(3) pm/am, h20 and h10 registers

The range of these values depends on whether the 12-hour or 24-hour clock is being used.

The pm/am bit is used only when the 12-hour clock is selected.

Set D₃ to 1 for the 24-hour, and to 0 for the 12-hour clock.

Set D2 to 1 for pm and to 0 for am. Writing a 1 to bit D3 automatically resets bit D2 to 0.

Selection	Value range
12-hour clock	12:00 to 11:59 am and pm *
24-hour clock	00:00 to 23:59

^{*} Note: 12:00 am represents 12:00 midnight, and 12:00 pm represents 12:00 noon.

(4) Y1 and Y10 Leap year selection

Bits D₃ and D₂ of the day tens register select the year value module 4 to be used for leap years.

Calendar	D3	D2	Value module 4 for leap year
Standard calendar	0	0	0
	0	1	3
	1	0	2
	1	1	1

(5) Do not set the clock to impossible dates (17:34 pm on February 30th, for example). The results are unpredictable.


2. Reset register (Control register D)

Select this register to reset the last five stages of the 1/2¹⁵ divider, and the busy circuit.


Latch the hexadecimal value D using the ADDRESS LATCH pin, and set WRITE high to carry out the reset.

3. Reference signal (Control registers E and F)

Latch the hexadecimal value E or F using the ADDRESS LATCH pin, and set WRITE high to obtain the reference signal values on Do to D3.




■ Marking layout



Application notes

(1) In order to realize low-power operation, the device has a high impedance; the shaded portion in the figure below is highly susceptible to inductance effects, and should be kept clear of signal lines.



- (2) Power supply filter capacitor To ensure stable operation against transients and noise, connect a bypass capacitor of at least 0.01 μF (ceramic) across the power supply, close to the device.
- (3) This device passes a drop test (from 75 cm onto a hard board), but it is possible for the crystal resonator to be damaged by the shocks produced by some mounting equipment. It is important to confirm that the mounting conditions for the equipment being used do not adversely affect performance. Re-check if any of the mounting conditions change.
- (4) There is a possibility of damage to the crystal resonator during ultrasonic cleaning. Because of the wide variation of conditions in ultrasonic cleaning equipment, the performance of this device is not guaranteed if it is subject to ultrasonic cleaning.
- (5) This is a CMOS device, and the standard precautions against static electricity should be taken.

CONTENTS

Overview	1
■ Features	1
■ Pin connections	1
■ Block diagram	2
■ Pin functions	2
■ Characteristics	3
Absolute maximum ratings	3
2. Operating Conditions	3
3. Frequency characteristics	3
4. DC characteristics	4
5. AC characteristics	4
6. Timing chart	5
7. Data hold timing	5
■ Registers	6
1. Register table	
2. Notes	6
■ Register functions	6
Date and time registers	
2. Reset register (Control register D)	7
3. Reference signal (Control registers E and F)	7
■ Package dimensions	7
■ Marking layout	
Application notes	8