Contents

Features	1
Pin Assignment	1
Block Diagram	1
Instruction Set	2
Absolute Maximum Ratings	2
Recommended Operating Conditions	2
Rewriting Times	2
Pin Capacitance	3
DC Electrical Characteristics	3
AC Electrical Characteristics	4
Operation	5
Three-wire Interface	
•DI-DO Direct Connecting	8
Dimensions	8
Ordering Information	9
Characteristics	10
Frequently Asked Questions	14

The S-29255A (2K-bit) and S-29355A (4K-bit) are E²PROMs characterized by a wide operating voltage range and low power consumption. The organization is 128-word×16-bit and 256-word×16-bit, respectively. They are easily interfaced with a serial port because the instruction is composed of eight-bit units. Also, through the RESET pin, erroneous writing at power on/off can be avoided.


■ Features

- S-29255A: 2K-bit, instruction code conforming to M6M80021
 S-29355A: 4K-bit, instruction code conforming to M6M80041
- Low power consumption Operating: 2.0 mA max. Standby: 1.0 μ A max.
- Wide operating voltage range Write: 2.7 to 6.5 V

Read: 1.8 to 6.5 V

- · Easy interface with serial port
- Memory protection by RESET pin
- Rewritings: 10⁵ times/word
- Data retention: 10 years
- Operating temperature: -40 °C to+85 °C
- Package: 8-pin DIP/SOP, bare chip


■ Pin Assignment



C S	Chip select
SK	Serial clock
DI	Serial data input
DO	Serial data output
V _{CC}	Power supply voltage
GND	Ground
RDY/BUSY	Ready output/Busy output
RESET	Reset input L : Stable Status H : Reset write circuit (Memorv protection)

Figure 1

■ Block Diagram



CMOS 2K/4K-bit SERIAL E²PROM <u>S-29255A/29355A</u>

■ Instruction Set

Table 1

Instru	uction	Op code	Add	ress	Data
			S-29255A	S-29355A	
READ (Read d	lata)	10101000	A ₀ to A ₆ 0	A_0 to A_7	D_0 to D_{15}
PROGRAM (Program)		10100100	A ₀ to A ₆ 0	A_0 to A_7	D_0 to D_{15}
WRAL (Write all)*		10100001	A_0 to A_6 0	A_0 to A_7	D_0 to D_{15}
ERAL (Erase a	all)*	10100010	XXXXXXX	XXXXXXX	_
EWEN (Program	m enable)	10100011	XXXXXXX	XXXXXXX	_
EWDS (Program	m disable)	10100000	xxxxxxx	XXXXXXXX	_
Status output	Busy flag	10101001	00xxxxxx	00xxxxxx	0:BUSY 1:READY
Write permission			10xxxxxx	10xxxxxx	0 : Permission 1 : Inhibit
	ECC flag		01xxxxxx	01xxxxxx	"0" is always output**

x : Doesn't matter

■ Absolute Maximum Ratings

Table 2

Parameter	Symbol	Ratings	Unit
Power supply voltage	V _{cc}	-0.3 to +7.0	V
Input voltage	V_{IN}	-0.3 to V _{CC} +0.3	V
Output voltage	V _{OUT}	-0.3 to V _{CC}	V
Storage temperature under bias	T _{bias}	-50 to+95	°C
Storage temperature	T _{stq}	-65 to+150	°C

■ Recommended Operating Conditions

Table 3

Parameter	Symbol	Cor	nditions	Min.	Тур.	Max.	Unit
Power supply voltage	V _{cc}	Read		1.8		6.5	V
		Write	<u></u>	2.7	_	6.5	V
High level input voltage	V _{IH}	V _{CC} =2.7	CS, SK	0.8×V _{CC}		V_{CC}	V
		to 6.5V	DI, RESET	$0.7 \times V_{CC}$	_	V_{CC}	V
		V _{CC} =1.8 to	2.7V	0.8×V _{CC}	_	V _{CC}	V
Low level input voltage	V_{IL}	V _{CC} =2.7	CS, SK	0.0		0.2×V _{CC}	V
		to 6.5V DI, RESET		0.0		0.3×V _{CC}	V
		V _{CC} =1.8 to	2.7V	0.0	_	0.2×V _{CC}	V
Operating temperature	T_{opr}			-40		+85	°C

■ Rewriting Times

Table 4

(Ta=-40°C to 85°C)

Parameter		Symbol	Min.	Тур.	Max.	Unit
	Rewriting times	N_W	10 ⁵	_	_	times/word

^{* :} ERAL and WRAL are options. Normally these can not be used.

 $^{^{\}star\star}$: S-29255A/29355A doesn't have redundant memory.

■ Pin Capacitance

Table 5

(Ta	a=25°C,	f=1.0 MHz,	$V_{CC}=5 V$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input capacitance	C _{IN}	V _{IN} =0 V		-	8	pF
Output capacitance	C _{OUT}	V _{OUT} =0 V		_	10	pF

■ DC Electrical Characteristics

Table 6

(Ta=-40°C to 85°C)

Parameter	Smbl	Conditions		Read/write operations						Read operation			
			V _{CC} =5	V _{CC} =5.0 V±10 %		V _{CC} =3.0 V±10 %			V _{CC} =1.8 to 2.7 V				
			Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.		
Current consumption (READ)	I _{CC1}	DO unloaded	_	_	2.0	_	_	1.0	_	_	0.5	mA	
Current consumption (PROGRAM)	I _{CC2}	DO unloaded	_		5.0	_	_	2.0				mA	

Table 7

(Ta=-40°C to 85°C)

									1			
Parameter	Smbl	Conditions		Read/write operations					Read	l opera	tion	Unit
			V _{CC} =5	5.0 V±1	0 %	V _{CC} =2.7 to 6.5 V			V_{CC} =1.8 to 2.7 V			
			Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
Standby current consumption	I _{SB}	Input: V _{CC} or GND	_		1.0	_		1.0			1.0	μА
Input leakage current	ILI	V _{IN} =GND to V _{CC}	_	0.1	1.0	_	0.1	1.0		0.1	1.0	μΑ
Output leakage current	I _{LO}	V_{OUT} =GND to V_{CC}	_	0.1	1.0	_	0.1	1.0	_	0.1	1.0	μА
Low level output voltage	V _{OL}	CMOS I _{OL} =100 μA	_	_	0.1	_	_	0.1	_	_	0.1	V
		TTL I _{OL} =2.1 mA	_	_	0.45	_	_		_	_	_	V
High level output voltage	V _{OH}	CMOS $V_{CC}=2.7$ to 6.5 V: $I_{OH}=-100~\mu A$ $V_{CC}=1.8$ to 2.7 V: $I_{OH}=-10~\mu A$	V _{CC} -0.7			V _{CC} -0.7			V _{CC} -0.3			V
		TTL I _{OH} =-400 μA	2.4		—	—						V
Write enable latch data hold voltage	V_{DH}		1.5			1.5	_		1.5			V
Schmitt width	V_{WD}	CS, SK	$V_{CC} \times 0.1$		_	$V_{CC} \times 0.1$	_	_	0.05	_	_	V

■ AC Electrical Characteristics


Table 8 Measuring conditions

Input pulse voltage	0.1×V _{CC} to 0.9×V _{CC}
Output reference voltage	0.5×V _{CC}
Output load	100 pF

Table 9

(Ta=-40°C to 85°C)

(1a=-40 C to 65											7 00 0)
Parameter	Symbol		Read / Write operations					Read	Read operation		
		V _{CC} =	V _{CC} =5.0 V±10 %			2.7 to 6	.5 V	V _{CC} =1			
		Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
CS setup time	t _{CSS}	0.2	_	_	0.4	_		1.0	_	_	μs
CS hold time	t _{CSH}	0.2	_		0.4	_	_	1.0	_	_	μs
CS setup time (CPU)	t _{CSS(CPU)}	0.2	_		0.4	_	_	1.0	_	_	μs
CS hold time (CPU)	t _{CSH(CPU)}	0.2	_		0.4	_	_	1.0	_	_	μs
CS deselect time	t _{CDS}	0.4	_		1.0	_		2.0	_	_	μs
Data setup time	t _{DS}	0.2	_		0.4	_	_	0.8	_	_	μs
Data hold time	t _{DH}	0.2	_		0.4	_	_	0.8	_	_	μs
1 data output delay	t _{PD1}	_	_	0.4	_	_	1.0	_	_	2.0	μs
0 data output delay	t _{PD0}	_	_	0.4	_	_	1.0	_	_	2.0	μs
Clock frequency	f _{SK}	0.0	_	2.0	0.0	_	1.0	0.0	_	0.2	MHz
Clock pulse width	t _{SKH} , t _{SKL}	0.25	_		0.5			2.5	_	_	μs
Output disable time	t _{HZ}	0	50	150	0	500	1000		_	_	ns
Program time	t _{PR}	_	4.0	10	_	4.0	10	_			ms



Input data is fetched at the rise of \overline{SK} . Output data is triggered at the fall of \overline{SK} .

Figure 3 Timing chart




Figure 4 Timing chart of $t_{\text{CSS(CPU)}}$ and $t_{\text{CSH(CPU)}}$ when connected to CPU

Operation


For each instraction, input op code, address and data per Table 1. After $\overline{\text{CS}}$ goes from "H" to "L", $\overline{\text{DI}}$ is latched, synchronized with the rise of $\overline{\text{SK}}$. After the entire data is latched, the instructions input can be completed by changing $\overline{\text{CS}}$ to "H". Even after changing $\overline{\text{CS}}$ to low, instructions can not be latched by inputting a pulse to $\overline{\text{SK}}$ while DI remains low.

NOTE: Between instructions, CS must be "H" during t_{CDS}.

1. Read mode (READ)

The READ instruction reads data from the specified address.

Through the READ instruction, the op code and address are latched, synchronized with the rise of SK. At the falling edge of the 16th \overline{SK} clock cycle from the start bit, (and all of the addresses are input), DO changes from high impedance (Hi-Z) status to data output status, and data is output, synchronized with the fall of \overline{SK} .



2. Write mode (PROGRAM, WRAL, and ERAL)

There are three write instructions, PROGRAM, WRAL, and ERAL. Each write instruction automatically starts the write operation to nonvolatile memory after completing the specified clock input. The write operation is completed in 10 ms (tPR max.), and the average write period is 4 to 5 ms.

The S-29255A/29355A offer the following two methods to check the completion of the write operation to choose the shortest writing cycle.

- By reading the status of the RDY/BUSY output pin
 While the write operation is continued, low level is output. And when the write operation is completed, high level is output.
- By reading the status output signal
 After inputting a write instruction, a status output instruction must be performed (for the status output instruction, refer to "4.
 Status output") .
 - NOTE: After starting the write operation, $\overline{\text{CS}}$ need not be "H".
 - During the write operation, no instruction can be accepted except for status output. When using SK or DI during the write operation, the SK and DI signals should not be a status output instruction, or, CS must be "H".
 - The write operation can be performed when the RESET pin is at "L". After RESET is "H", even during write operation, the write operation is terminated, and data is unstable. Therefore, when writing is not performed, fix the RESET pin at "H" to inhibit all write operation and to avoid erroneous writing.
 - When the status output instruction is input after the write instruction, CS need not be "H".

CMOS 2K/4K-bit SERIAL E²PROM S-29255A/29355A

2.1 Program (PROGRAM) mode

This mode writes 16-bit data to the specified address. After CS goes to "L", input op code, address, and 16-bit data. The write operation starts at the rising edge of the 32nd SK clock cycle from the start bit.

It is not necessary to make the data be "1" before the data write operation.

* "L" for the S-29255A

Figure 6

2.2 Write all (WRAL) mode: option

BUSY

The same 16-bit data is written into all address areas in the memory. After \overline{CS} changes from "H" to "L", input the op code, address, and 16-bit data. The write operation starts at the rising edge of the 32nd \overline{SK} clock cycle from the start bit. It is not necessary to make the data be "1" before the data write operation.




Figure 7

2.3 Erase all (ERAL) mode: option

Data in all address areas is erased. After erasing the data, all of the data is set to "1". After CS changes from "H" to "L", input the op code and address. The erase operation starts at the rising edge of the 16th SK clock cycle from the start bit.




Figure 8

3. Program enable (EWEN) and program disable (EWDS) modes

EWEN enables the write operation, and EWDS disables the write operation. The status to enable the write operation is called the program enable mode, and the status to disable the write operation is called the program disable mode. The S-29255A/29355A is in program disable mode when the power is turned on.

To prevent unexpected erroneous writing because of noise and CPU runaway, the S-29255A/29355A should be in program disable mode when writing is not performed.




Figure 9

4. Status output

The status output instruction outputs several kinds of IC inside status (ready/busy, write inhibit/permit, and ECC set). Through the status output instruction, the op code and flag set code are latched, synchronized with the rise of \overline{SK} . At the falling edge of 16th clock cycle from the start bit, DO is changed from high impedance (Hi-Z) status to data output status, and the data that shows the IC inside status is output synchronized with the fall of \overline{SK} . The data is retained until \overline{CS} goes to "H".

NOTE: Even if the SK and DI inputs are changed when outputting data, the output data is not changed.




Figure 10

Table 10 IC inside status

Flag name	Flag set	"L"output	"H"output	Remarks
Write status flag	00	During writing	Completed writing	_
Write permission flag	10	Program enable mode	Program disable mode	_
ECC flag	01	Showing not modified	_	For maintaining compatibility with M6M80021/41, "L" is always output. Redundant memory is not included.

5. Reset operation

After RESET goes to "H" during the write operation, the write operation is terminated. At that time, only READ, EWEN, EWDS, and the status output instruction can be performed.

Although RESET can be connected with $\overline{\text{CS}}$, RESET must be fixed at "L" during writing. If RESET goes to "H" during writing, for 0.1 ms from the rise of RESET, no instruction except for status output can be accepted.

■ Three-wire Interface • DI-DO direct connecting

Although usually, a four-wire interface with CS, SK, DI, and DO is used for configuring a serial interface, a three-wire interface can be also used for configuring a serial interface by connecting DI and DO. However, since the three-wire system has a possibility that the data output from the serial memory IC interferes with the data output from the CPU, install a resistor between DI and DO (See Figure 11) to give preference to data output from CPU into DI.




Figure 11

■ Dimensions (Unit:mm)

1. 8-pin DIP




Figure 12

2. 8-pin SOP





Figure 13

8

■ Ordering Information




Note: Each bit is set to 1 before delivery (except bare chip) .


CMOS 2K/4K-bit SERIAL E²PROM S-29255A/29355A

■ Characteristics


- 1. DC characteristics
 - 1.1 Current consumption (READ) I_{CC1} . Ambient temperature Ta




1.3 Current consumption (READ) I_{CC1} - Power supply voltage V_{CC}




1.5 Current consumption (PROGRAM) I_{CC2} . Ambient temperature Ta




1.7 Current consumption (PROGRAM) I_{CC2} Power supply voltage V_{CC}




1.2 Current consumption (READ) I_{CC1} . Ambient temperature Ta




1.4 Current consumption (READ) I_{CC1} . Clock frequency f_{SK}




1.6 Current consumption (PROGRAM) I_{CC2} . Ambient temperature Ta




1.8 Standby current consumption I_{SB} . Ambient temperature Ta




1.9 Input leakage current I_{LI} . Ambient temperature Ta




1.11 Output leakage current I_{LO} . Ambient temperature Ta




1.13 High level output voltage V_{OH} . Ambient temperature Ta




1.15 Low level output voltage V_{OL} . Ambient temperature Ta




1.10 Input leakage current I_{LI} .
Ambient temperature Ta




1.12 Output leakage current I_{LO} . Ambient temperature Ta




1.14 High level output voltage V_{OH} . Ambient temperature Ta




1.16 Low level output voltage V_{OL} . Ambient temperature Ta




1.17 High level output current I_{OH} . Ambient temperature Ta




1.19 Low level output current I_{OL} . Ambient temperature Ta




1.21 Input reversal voltage V_{INV} . Power supply voltage V_{CC}




1.23 Input reversal voltage V_{INV} . Ambient temperature Ta




1.18 High level output current I_{OH} . Ambient temperature Ta




1.20 Low level output current $\, I_{OL} \,$. Ambient temperature $\, Ta \,$



1.22 Input reversal voltage V_{INV} . Power supply voltage V_{CC}




1.24 Input reversal voltage V_{INV} . Ambient temperature Ta




2. AC characteristics


2.1 Maximum operating frequency $f_{\text{max}}\,$. Power supply voltage V_{CC}




2.3 Program time $t_{\text{PR}}\,$. Ambient temperature Ta




 $\begin{array}{c} \text{2.5 1 data output delay time } t_{\text{PD1}} \; . \\ \text{Ambient temperature Ta} \end{array}$




 $\begin{array}{c} \text{2.7 0 data output delay time t_{PD0} .} \\ \text{Ambient temperature Ta} \end{array}$




2.2 Program time $t_{\text{PR}}\,$. Power supply voltage V_{CC}




2.4 Program time $t_{\text{PR}}\,$. Ambient temperature Ta



 $\begin{array}{c} \text{2.6 1 data output delay time t_{PD1} .} \\ \text{Ambient temperature Ta} \end{array}$



2.8 0 data output delay time t_{PD0} . Ambient temperature Ta



Author: Ebisawa Takashi Date: 99/01/13 (Wednesday) 18:19 (modified: 99/01/14)

<Information level>

A: Public (Printing O.K.)
Index: C: quality, reliability

<Product>

Division name: 01 IC

Category 1: 12 Memory

Category 2: 2. Serial EEPROM

Cal No.: Overall

Related documents:

Question:

What about the reliability and quality of the EEPROM?

Answer:

1. The EEPROM must have a quality that is "special in a sense" and that differs from that of the other ICs.

< What is this special quality?>

(1) Number of possible rewrites: 105 or 106

A specified minimum number of data rewrites must be assured.

(2) Data retention: 10 years


It must be ensured that written data ('1' and '0') will be stored for at least 10 years.

Ensuring (1) and (2) is very difficult in a technical sense, as well as in the sense that high quality must be maintained despite the need for mass production.

2. Why this guarantee is technically difficult

As shown in the figure below, the EEPROM functions as a non-volatile memory by holding charges in FG.

Source electrode Control gate electrode Select gate electrode Drain electrode



[Data rewrite]

<u>Data rewrite</u> refers to the injection or removal of electrons into or from the FG. In this process, electrons pass through a thin oxide film (UTO). The oxide film inherently acts as an insulator, but in this case the film conducts electricity (electrons are transferred).

[Data retention]

<u>Data retention</u> refers to the prevention of leakage of electrons stored in the FG. This must be assured for at least 10 years.

To meet the above stated contradictory properties, high-quality thin oxide films (UTO) must be manufactured. Such UTOs are very thin (on the order of 10 nm), and stably manufacturing them requires a very difficult technique.

<Remarks>

Author: Ebisawa Takashi Date: 99/01/13 (Wednesday) 18:57 (modified: 99/01/13)

<Information level>

X: Working Index: A: General

<Product>

Division name: 01 IC

Category 1: 12 Memory

Category 2: 2. Serial EEPROM

Cal. No.: Overall

Related documents:

Question:

What about the distribution of application notes, usage notes, and malfunctions?

Answer:

Distribution of application notes

All EEPROMS, including ours, may malfunction (false-writes may occur) due to an "operation in a low-voltage region upon power-on/off" or "improper recognition of a command due to a noise signal." This defect is particularly common in the voltage region of the microcomputer transmitting commands to the EEPROM, where the voltage is lower than the lowest operating voltage of the microcomputer.

To prevent this defect, usage notes have been prepared for the EEPROM.

- S-93C series, S29 series

- S-24CxxA series

- S-24CxxB series

<Remarks>

Author: Ebisawa Takashi Date: 99/01/13 (Wednesday) 17:43 (modified: 99/01/13)

<Information level>

A: Public (Printing O.K.)

Index: A: General

<Product>

Division name: 01 IC

Category 1: 12 Memory

Category 2: 2. Serial EEPROM

Cal. No.: Overall

Related documents:

Question:

What are some applications of the serial EEPROM?

Answer:

1. Applications of the EEPROM

The applications of the EEPROM can be roughly divided into the following types:

- Tuning memory, mode setting, ID codes: Arbitrary data can easily be rewritten and data can be retained during power-off.
- Replacement of a DIP switch (from a mechanical to an electronic switch): User costs are substantially reduced.
- Adjustment data for IC elements and other electronics: The accuracy of final products is increased. Adjustments, which had been performed manually, can be automated.
- 2. Specific examples of applications

Based on the above applications, general examples are shown below. Basically, the EEPROM (a non-volatile memory) is useful for electronic applications.

[Television] TV channel memory, screen setting data, data backup during power-off

S-24C series

[Video] VTR channel memory, program reservation data, image-quality adjustment data,

data backup during power-off

S-93Cx6A, S-29xx0A, S-24C series

[White goods] Maintenance data, adjustment data

S-93Cx6A, S-29xx0A, S-24C series

[Vehicle-mounted] Troubleshooting data, maintenance data, adjustment data: Air bags, ABS,

distance meters

S-93Cx6A, S-29xx0A, S-24C series

[Printers] Printer maintenance data

S-93Cx6A, S-29xx0A, S-24C series

[Modems] Replacement of DIP switches, software (firmware) data

S-93Cx6A, S-29xx0A, S-24C series

[Mobile telephones] Personal ID, telephone-number data, address data, adjustment data

S-24C series

[Pagers] Personal ID, telephone-number data, address data

S-93Cx6A, S-29Z series, S-24C series

[PC cards] LAN cards and modem cards, replacement of dip switches, software data

S-93C46A, S-29, S-24C series

<Remarks>

Author: Kano Tomoo Date: 98/11/12 (Thursday) 10:17 (modified: 99/01/13)

<Information level>

A: Public (Printing O.K.)
Index: D: Technical terms

<Product>

Division name: 01 IC

Category 1: 12 Memory

Category 2: 2. Serial EEPROM

Cal. No.: Overall

Related documents:


Question:

What about the basic terms (verify, ready/busy function)?

Answer:

Verify, ready/busy (R/B) function

This is a function to find out about an actual write operation (time). There are two methods, a "monitoring method based on the output condition of the DO pin" and a "method for monitoring the output condition of the Ready/Busy pin." This function eliminates the need to wait 10 ms for writing to be completed, thereby minimizing the write time according to the performance of the IC (performance value: 4 ms to 5 ms; 1 ms is ensured for the S-24C series).



(Note) Note that this differs from a normal verify function, which checks written data for errors.

<Remarks>

Author: Kano Tomoo Date: 98/11/12 (Thursday) 10:17 (modified: 99/01/13)

<Information level>

A: Public (Printing O.K.)

Index: D: Technical terms

<Product>

Division name: 01 IC

Category 1: 12 Memory

Category 2: 2. Serial EEPROM

Cal. No.: Overall

Related documents:

Question:

What about the basic term (page write)?

Answer:

Page write S-24C series

Writing to memory is normally executed in addresses. With the page write function, however, writing can be executed in pages (multiple addresses). This function can improve the efficiency of write commands and reduce writing time.

Ex.:S-24C04B (4 K = 512 addresses x 8 bits) 16-byte page write function

Writing in addresses: A write time of 10 msec. x 512 = 5.1 sec. is required.

Page write: 10 msec. x 512 / 16 = 320 msec.

However, compatibility with products from other companies must be confirmed.

<Remarks>

Author: Kano Tomoo Date: 98/11/12 (Thursday) 10:17 (modified: 99/01/13)

<Information level>

A: Public (Printing)
Index: D: Technical terms

<Product>

Division name: 01 IC

Category 1: 12 Memory

Category 2: 2. Serial EEPROM

Cal. No.: Overall

Related documents:

Question:

What about the basic terms (Test pin, ORG pin)

Answer:

TEST pin

This is an input pin used to enter a test mode when tests are conducted during an SII inspection process. This information is not provided to users. It can be used with a GND or Vcc connection, or in an open state (see note). This is important in maintaining compatibility with the pin layouts of other companies. Some users fear that the test mode may be inadvertently entered during operation, but such fears are unnecessary, as a potential of at least 10 V must be constantly supplied to enter the test mode.

(Note) Since the TEST pin has a C-MOS input structure, the GND or Vcc connection is most suited for this pin.

ORG (Organization) pin

Input pin used to specify a memory configuration. A normal memory has a "16 bit/1 address" data configuration and includes no ORG pin. Competing manufacturers, however, have released products that enable data to be switched between "x16" and "x8" using "H" or "L" of the ORG pin. Since this function is provided for the 93C series of the NS code, there is a compatibility problem. SII has not yet released products featuring this function.

<Remarks>

Author: Kano Tomoo Date: 98/11/12 (Thursday) 10:17 (modified: 99/01/13)

<Information level>

A: Public (Printing O.K.)

Index: B: Technical

<Product>

Division name: 01 IC

Category 1: 12 Memory

Category 2: 2. Serial EEPROM

Cal. No.: Overall

Related documents:

Question:

Malfunction (false-write, illegal data)

Answer:

[Malfunction of the EEPROM] (key words: false-store(illegal data)

The EEPROM may malfunction (false-store) due to power-on/off or noise from the microcomputer. The defect rate, however, is on the order of ppm. Even though, this could be a serious problem for the users and to the applications.

- This problem essentially results from users' design techniques, but the manufacturer should make efforts to prevent this defect. As the unit price continuously decreases, this is particularly important in discriminating us from our competitors.
- Improving the business techniques of the manufacturer
 Malfunction basically results from a user's inappropriate operation, so the user is the responsible
 party. We, however, must bear responsibility for defects in the IC. Thus, the best action to take
 depends on whether the user or SII is responsible for the defect. In practice, however, it is difficult to
 determine from a user's claim or inquiry, or through an agent, who is responsible for a defect.

In such a case, inform the Business Techniques section of the situation as soon as possible. In addition, see FAQ on other "malfunctions" for technical information.

<Remarks>

Author: Kano Tomoo Date: 98/11/12 (Thursday) 10:17 (modified: 99/01/13)

<Information level>

A: Public (Printing O.K.)

Index: B: Technical

<Product>

Division name: 01 IC

Category 1: 12 Memory

Category 2: 2. Serial EEPROM

Cal. No.: Overall

Related documents:

Question:

Power-on clear in S-93CxxA, S-29xxxA, notes for power-on (malfunction)

Answer:

1. This IC series has a built-in power-on clear circuit.

This circuit instantly initializes the EEPROM when the power voltage is activated. Since malfunction may occur if initialization has not been completed normally, the conditions specified below are required to activate the power voltage in order to operate the power-on clear circuit normally.

- 2. Notes on power-on
- ① Method for activating the power voltage

As shown in Fig. 1, activate the power voltage starting from a maximum of 0.2 V so that the power voltage reaches the operating value within the time specified as tRISE. If the operating power voltage is, for example, 5.0 V, tRISE = 200 ms, as shown in Fig. 2. Thus, the power voltage must be activated within 200 ms.




Fig. 1 Activation of the Power Voltage




Fig. 2 Maximum power-voltage activation time

t_{rise} (max)


② Initialize time tinit

The EEPROM is instantly initialized when the power voltage is activated.

Since the EEPROM does not accept commands during initialization, the transmission of commands to the EEPROM must be started after this initialization time period.

Fig. 3 shows the time required to initialize the EEPROM.

Power-voltage activation time



Power-voltage activation time

Fig. 3 EEPROM initialization time

When the power-on clear circuit has finished initialization normally, the EEPROM enters a programdisabled state. If the power-on clear circuit does not operate, the following situation is likely:

- In some cases, a previously entered command has been enabled. If, for example, a programenabled command has been enabled and the input terminal mistakenly recognizes a write command due to extraneous noise while the next command is being entered, writing may be executed.

The following may prevent the power-on clear circuit from operating:

- If the power lines of the microcomputer and EEPROM are separated from each other, and the output terminals of the microcomputer and EEPROM are wired or connected to each other, there may be a potential difference between the power lines of the EEPROM and microcomputer. If the voltage of the microcomputer is higher, a current may flow from the output terminal of the microcomputer to the power line of the EEPROM via a parasitic diode in the DO pin of the EEPROM. Therefore, the power voltage of the EEPROM has an intermediate potential to prevent power-on from being cleared.
- During an access to the EEPROM, the voltage may decrease due to power-off. Even if the
 microcomputer has been reset due to a decrease in voltage, the EEPROM may malfunction if
 EEPROM power-on clear operation conditions are not met. For the EEPROM power-on clear
 operation conditions, see "Method for Activating the Power Voltage."

<Remarks>

Author: Kano Tomoo Date: 98/11/12 (Thursday) 10:17 (modified: 99/01/13)

<Information level>

B: For Distri & Rep (Printing N.G.)

Index: B: Technical

<Product>

Division name: 01 IC

Category 1: 12 Memory

Category 2: 2. Serial EEPROM

Cal. No.: Overall

Related documents:

Question:

False-writes in S-93C, S-29 series: inadvertent activation of CS (malfunction)

Answer:


Inadvertent writing in the S-29 series

In the S-29 series, when a CS input is inadvertently activated during a write command, undefined data may be written. Relevant timings are shown below.

A command is composed of the following: "start bit + two command bits + address + (data)."

The figure below shows the timings in which commands are set (In the figure, the portion denotes the rising edge of SK.)

In the case of a write command, after a final address has been input and while 16-bit data is being input, undefined data is written when the CS input is changed from H to L.



Case in which, during a command entry, CS is changed from H to L with a timing that differs by a predetermined minimum number of clocks.

In the case of a write command, if the number of clocks is smaller than the predetermined value, data is loaded so as to be changed from D15 to D0. When, for example, CS is shifted from H to L after three clocks, data, which would otherwise have been stored in D15 to D13, is stored in D2 to D0, while undefined data is stored on the upper side a storage state in which the internal logic has been changed to either H or L). In addition, if the number of clocks is greater than the predetermined value, the last 16 pieces of data are stored correctly.

<Remarks>

Author: Kano Tomoo Date: 98/11/12 (Thursday) 10:17 (modified: 99/01/13)

<Information level>

A: Public (Printing O.K.)

Index: A: General

<Product>

Division name: 01 IC

Category 1: 12 Memory

Category 2: 2. Serial EEPROM

Cal. No.: Overall

Related documents:

Question:

EEPROM compatibility table, cross reference

Answer:

EEPROM compatibility table

Product name	Key word	NATIONAL	ATMEL	ST Micro electronic				
SEMICONDUCTOR								
S-29130ADPA	EE,1KB,DIP,3W	NM93C(S)46ZEN	AT93C46-10PI-2.5	ST93C46(7)AB6				
S-93C46ADP	↑	\uparrow	↑	↑				
S-29130AFJA-TB	EE,1KB,SOP1,3W	NM93C(S)46ZEM8	AT93C46R-10SI-2.5	ST93C46(7)TM6013TR				
S-93C46AFJ-TB	\uparrow		↑	↑				
S-29130ADFJA-TB	EE,1KB,SOP2,3W		AT93C46W-10SI-2.5	ST93C46(7)AM6013TR				
S-93C46ADFJ-TB	↑		\uparrow	↑				
S-29131ADPA	EE,1KB,DIP,3W,PROT	NM93C46ZEN	AT93C46-10PI-2.5	ST93C46(7)B6				
S-29131AFJA-TB	EE,1KB,SOP1,3W,PROT	NM93C46ZEM8	AT93C46R-10SI-2.5	ST93C46(7)TM6013TR				
S-29220ADPA	EE,2KB,DIP,3W	NM93C(S)56ZEN	AT93C56-10PI-2.5	ST93C56(7)AB6				
S-29220AFJA-TB	EE,2KB,SOP1,3W	NM93C(S)56ZEM8	AT93C56R-10SI-2.5	ST93C56(7)TM6013TR				
S-29220ADFJA-TB	EE,2KB,SOP2,3W		AT93C56W-10SI-2.5	ST93C56(7)AM6013TR				
S-29221ADPA	EE,2KB,DIP,3W,PROT	NM93C56ZEN	AT93C56-10PI-2.5	ST93C56(7)B6				
S-29221AFJA-TB	EE,2KB,SOP1,3W,PROT	NM93C56ZEM8	AT93C56R-10SI-2.5	ST93C56(7)TM6013TR				
S-29330ADPA	EE,4KB,DIP,3W	NM93C(S)66ZEN	AT93C66-10PI-2.5	ST93C66(7)AB6				
S-29330AFJA-TB	EE,4KB,SOP1,3W	NM93C(S)66ZEM8	AT93C66R-10SI-2.5	ST93C66(7)TM6013TR				
S-29330ADFJA-TB	EE,4KB,SOP2,3W		AT93C66W-10SI-2.5	ST93C66(7)AM6013TR				
S-29331ADPA	EE,4KB,DIP,3W,PROT	NM93C66ZEN	AT93C66-10PI-2.5	ST93C66(7)B6				
S-29331AFJA-TB	EE,4KB,SOP1,3W,PROT	NM93C66ZEM8	AT93C66R-10SI-2.5	ST93C66(7)TM6013TR				
S-29430ADP	EE,8KB,DIP,3W							
S-29430AFE-TF	EE,8KB,SOP1,3W							
S-24C01ADPA-01	EE,1KB,DIP,2W		AT24C01A-10PI-2.5	ST24(25)C(W)01B6				
S-24C01AFJA-TB-01	EE,1KB,SOP,2W		AT24C01A-10SI-2.5	ST24(25)C(W)01M6TR				
S-24C02ADPA-01	EE,2KB,DIP,2W	NM24C02(03)LEN	AT24C02-10PI-2.5	ST24(25)C(W)02B6				
S-24C02AFJA-TB-01	EE,2KB,SOP,2W	NM24C02(03)LEM8	AT24C02N-10SI-2.5	ST24(25)C(W)02M6TR				
S-24C04ADPA-01	EE,4KB,DIP,2W	NM24C04(05)LEN	AT24C04-10PI-2.5	ST24(25)C(W)04B6				

S-24C04AFJA-TB-01 EE	E,4KB,SOP,2W	NM24C04(05)LEM8	AT24C04N-10SI-2.5	ST24(25)C(W)04M6TR
S-24C08ADPA-01 EE	E,8KB,DIP,2W	NM24C08(09)LEN	AT24C08-10PI-2.5	ST24(25)C(W)08B6
S-24C08AFJA-TB-01 EE	E,8KB,SOP,2W	NM24C08(09)LEM8	AT24C08N-10SI-2.5	ST24(25)C(W)08M6TR
S-24C16ADPA-01 EE	E,16KB,DIP,2W	NM24C16(17)LEN	AT24C16-10PI-2.5	ST24(25)C(W)16B6
S-24C16AFJA-TB-01 EE	E,16KB,SOP,2W	NM24C16(17)LEM8	AT24C16N-10SI-2.5	ST24(25)C(W)16M6TR
S-29L130AFE-TB EE	E,1KB,SOP1,3W,L/V	NM93C(S)46XLZEM8	AT93C46R-10SI-1.8	ST93C46(7)TM6013TR
S-29L130ADFE-TB EE	E,1KB,SOP2,3W,L/V		AT93C46W-10SI-1.8	ST93C46(7)AM6013TR
S-29L131ADFE-TB EE	E,1KB,SOP2,3W,L/V,PROT	NM93C(S)46XLZEM8	AT93C46W-10SI-1.8	ST93C46(7)AM6013TR
S-29L220AFE-TB EE	E,2KB,SOP1,3W,L/V	NM93C(S)56XLZEM8	AT93C56R-10SI-1.8	ST93C56(7)TM6013TR
S-29L220ADFE-TB EE	E,2KB,SOP2,3W,L/V		AT93C56W-10SI-1.8	ST93C56(7)AM6013TR
S-29L221ADFE-TB EE	E,2KB,SOP2,3W,L/V,PROT	NM93C(S)56XLZEM8	AT93C56W-10SI-1.8	ST93C56(7)AM6013TR
S-29L330AFE-TB EE	E,4KB,SOP1,3W,L/V	NM93C(S)66XLZEM8	AT93C66R-10SI-1.8	ST93C66(7)TM6013TR
S-29L330ADFE-TB EE	E,4KB,SOP2,3W,L/V		AT93C66W-10SI-1.8	ST93C66(7)AM6013TR
S-29L331ADFE-TB EE	E,4KB,SOP2,3W,L/V,PROT	NM93C(S)66XLZEM8	AT93C66W-10SI-1.8	ST93C66(7)AM6013TR

<Remarks>

Author: Kano Tomoo Date: 98/11/12 (Thursday) 10:17 (modified: 99/01/13)

<Information level>

A: Public (Printing O.K.)
Index: D (Technical terms)

<Product>

Division name: 01 IC

Category 1: 12 Memory

Category 2: 2. Serial EEPROM

Cal. No.: Overall

Related documents:

Question:

What about the basic terms (memory protect, reset, CS)?

Answer:

Memory protect, reset \rightarrow S-29xx1A, S-29x94A, S-29x55A

Function for prohibiting a write command from being executed in a certain region of the memory space.

This function is enabled by controlling the protect or reset input pin (select/deselect protect). This reset prevents the microcomputer from running uncontrollably and also prevents false-writes caused by noise in order to protect data.


Ex.: Storage of ID codes and product shipment adjustment data

(Note) S-29xx1A and S-29x94A protect 50% of memory, starting with the leading address.

CS, /CS (/CS: S-29x55A, S-29x94A)

CS is an input pin used to select the execution of a command. It is selected using "H" and deselected using "L" (the reverse is true for /CS)

 \rightarrow /CS is useful on the interface of the microcomputer (L active is mainly used for the microcomputer). Malfunction, however, is likely to be caused by noise upon power-on if a command is executed at the GND level.



<Remarks>

Author: Kano Tomoo Date: 98/11/12 (Thursday) 10:17 (modified: 99/01/13(Wednesday))

<Information level>

A: Public (Printing O.K.)

Index: A: General

<Product>

Division name: 01 IC

Category 1: 12 Memory

Category 2: 2. Serial EEPROM

Cal No.: Overall

Related documents:

Question:

Concept of the compatibility, features, and markets of the S-29 series

Answer:

[Compatibility of the EEPROM]

In terms of memory, most SII EEPROMs are compatible with our competitors' standard products in their operation codes. If another company's product is to be replaced by a corresponding SII product, the DC/AC specifications desired by the user must be carefully determined.

The key words for the products are given below.

Our competitor's 93C-series products are compatible with SII's S-29xx0A-series products, and our competitor's 24C-series products are compatible with SII's S-24C-series products.

The key word for each company is given below.

NM93C : National Semiconductor

AT93C : ATMEL 93C : Microchip

M93C : ST Micro electronic (formerly SGS Tomson ST93C)

CAT93C : Catalyst AK93C : Asahi Kasei

BR93C : ROHM

<Remarks>

Author: Kano Tomoo Date: 98/11/12 (Thursday) 10:17 (modified: 99/01/13(Wednesday))

<Information level>

A: Public (Printing O.K.)

Index: A: General

<Product>

Division name: 01 IC

Category 1: 12 Memory

Category 2: 2. Serial EEPROM

Cal No.: Overall

Related documents:


Question:

How are operation codes classified?

A:

[EEPROM operation codes]


In the serial EEPROM, the operation codes can be classified into several types. Our competitors have released products compatible with each type of operation code. The key words of the operation codes are given below.



1. Serial and parallel

Data reading and writing are divided into serial and parallel types.

ex.: Parallel




Addresses and data are processed in parallel.

[Advantage]

Fast processing





Addresses and data are processed in serial.

[Advantages]

The size can be reduced due to the reduced number of I/O terminals, and fewer wires are required for the substrate.

The package can be downsized and manufactured inexpensively.

2. 3-wire type, microwire, 4-wire type

Composed of four pins, including three input pins CS, SK, and DI, and an output pin DO. Since DI and DO can be directly coupled together, the EEPROM can be virtually composed of three pins (the 4-wire type includes an additional Ready/Busy pin, but is still referred to as a "3-wire type").

① NS code: The key word is "93Cx." Compatible with SII S-29xxOA.

General code used by many competing companies. Mass produced and low in cost.

② GI code

General Instrument Inc.'s original code. Its markets continue to dwindle.

- ③ Mitsubishi code: The key word is "M6M8."Compatible with SII S-29x55A. Serial-port direct-coupling type in which commands and data are composed of x8 units. Intended for the TV and VTR markets and primarily sold as a set with Mitsubishi microcomputers.
- SII original code: S-29x9xA

Serial-port direct-coupling type in which commands and data are composed of x8 units. Intended for technology-oriented users.

3. 2-wire type, IICBUS: The key word is "24C." Compatible with SII S-24CxxA. Composed of two pins: an input pin (SCL) and an I/O pin (SDA). Phillips Inc. owns a relevant patent.

[Advantages] Fewer wires are required, and the microcomputer port can be shared with another IICBUS. TV set maker will be main market.

4. SPI: The key word is "25C." Not compatible with SII. Under development. Composed of four pins: three input pins CS, SCK, and SI, and an input pin SO. In the case of the EEPROM, the advantages are high speed (5 MHz at 5v) and a high capacity (128 Kbytes).

<Remarks>

Author: Kano Tomoo Date: 98/11/12 (Thursday) 10:17 (modified: 99/01/13(Wednesday))

<Information level>

A: Public (Printing O.K.)
Index: D: Technical Terms

<Product>

Division name: 01 IC

Category 1: 12 Memory

Category 2: 2. Serial EEPROM

Cal No.: Overall

Related documents:

Question:

What are the basic operation codes?

Answer:

[Terms required to understand EEPROM data sheets (1)] Basic commands

- <u>Data read</u>, READ
 - Reads data from a specified address
- <u>Data write</u>, WRITE or PROGRAM Writes data to a specified address
- Data erase, ERASE

Erases data at a specified address (all "1"'s)

- Chip write, WRAL

Writes the same (word) data in all address spaces

- Chip erase, ERAL

Erases data in all address spaces (all "1"'s)

- Program disable, EWDS or PDS


Prohibits write operations (WRITE), and prevents false-writes caused by noise or uncontrollable running of the CPU

- <u>Program enable</u>, EWES or PEN Enables write operations (WRITE)

[Note]

When the power to the EEPROM is turned on, the internal circuit of the IC is reset and the program disable mode is entered. Thus, following power-on, the program enable command must be entered in order to write data.

Memory space: In the case of the S-29130A (64 words X 16 bits)



<Remarks>

Author: Kano Tomoo Date: 98/11/12 (Thursday) 10:17 (modified: 99/01/13(Wednesday))

<Information level>

A: Public (Printing O.K.)
Index: D: Technical terms

<Product>

Division name: 01 IC

Category 1: 12 Memory

Category 2: 2. Serial EEPROM

Cal No.: Overall

Related documents:


Question:

What about the basic terms. (continuous read, sequential read)?

Answer:

Continuous read, sequential read

 →S-93C series, S-29 series, S-24C series
 Function by which data is read from a specified address using a read command, followed by the output of the next address. This is useful when there is a large amount of user data (ex.: ID codes).



- <u>Serial-port direct coupling</u>, <u>microcomputer interface</u>, <u>8-bit command</u> →S-29x9xA, S-29x55A, S-2900A

The serial port is a serial I/O port provided for a microcomputer. A device that can be easily and directly coupled to this port is referred to as a "serial-port direct-coupling type" or a "microcomputer interface."

- 1. The EEPROM is configured as follows for simple direct coupling:
- ① Data is input at the rising edge of the SK input clock, and output at its falling edge.
- ② Commands and data are input and output in 8 bits.
- 2. A microcomputer with a serial port communicates in 8 bits (8 clocks).

This configuration can substantially reduce the number of programs required for the microcomputer. The advantages are easy programming and a reduced ROM capacity.

<Remarks>

Creator: Takashi Ebisawa Date: 98/01/13 (Wednesday) 10:51 (modified: 99/01/13(Wednesday))

<Information level>

A: Public (Printing O.K.)

Index: D: Technical terms

<Product>

Division name: 01 IC

Category 1: 12 Memory

Category 2: 2. Serial EEPROM

Cal No.: Overall

Related documents:

Question:

What is the EEPROM?

Answer:

- 1. Electrically Erasable Programmable Read Only Memory
- Why this memory is referred to as "read only" despite the fact that it enables data to be rewritten?

 The EEPROM requires a longer time for writing than a RAM, so it is used exclusively for reading.
- What is the "memory"?

Elements storing data. Data is generally represented by the digits "0" and "1."

- What is the "ROM"?

Read Only Memory

Reference: RAM is Random Access read write Memory.

<Remarks>