DESCRIPTION

The N3002 Central Processing Element (CPE) is one part of a bipolar microcomputer set. The N3002 is organized as a 2-bit slice and performs the logical and arithmetic functions required by microinstructions. A system with any number of bits in a data word can be implemented by using multiple N3002s, the N3001 microcomputer control unit, the N74S182 carry look-ahead unit and ROM or PROM memory.

FEATURES

- 45ns cycle time (typ)
- . Easy expansion to multiple of 2 bits
- 11 general purpose registers
- Full function accumulator
- Useful functions include:

2's complement arithmetic
Logical AND, OR, NOT, exclusiveNOR
Increment, decrement
Shift lett/shift right
Bit testing and zero detection
Carry look-ahead generation
Masking via K-bus

Conditioned clocking allowing nondestructive testing of data in accumu-

lator and scratchpad


- 3 input buses
- 2 output buses
- Control bus

FUNCTION TRUTH TABLE


FUNCTION GROUP	F ₆	F ₅	F ₄
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

REGISTER GROUP	REGISTER	F ₃	F ₂	F ₁	F ₀
	R _o	0	0	0	0
	R ₁	0	0	0	1
į	R ₂	0	0	1	0
	R ₃	0	0	1	1
	R₄	0	1	0	0
	R₅	0	1	0	1
	R ₆	0	1	1	0
	R ₇	0	1	1	1
	R ₈	1	0	0	0
	R ₉	1	0	0	1
	Т	1	1	0	0
	AC	1	1	0	1
11	Т	1	0	1	0
-11	AC	1	0	1	1 0 1
	Т	1	1	1	0
111	AC	1	1	1	1

PIN CONFIGURATION



BLOCK DIAGRAM



PIN DESIGNATION

PIN	SYMBOL	NAME AND FUNCTION	TYPE
1, 2	Ī ₀ -Ī ₁	External Bus Inputs	Active low
•		The external bus inputs provide a separate input port for external input devices.	
3, 4	K ₀ -K ₁	Mask Bus Inputs	Active Iow
		The mask bus inputs provide a separate input port from the microprogram memory,	
		to allow mask or constant entry.	
5, 6	X, Y	Standard Carry Look-Ahead Cascade Outputs	Active high
		The cascade outputs allow high speed arithmetic operations to be performed when they	
		are used in conjunction with the 74S182 Look-Ahead Carry Generator	1
7	CO	Ripple Carry Out	Active low
		The ripple carry output is only disabled during shift right operations.	Three-state
8	RO	Shift Right Output	Active low
		The shift right output is only enabled during shift right operations.	Three-state
9	LT .	Shift Right Input	Active low
10	CI	Carry Input	Active low
11	EA	Memory Address Enable Input	Active low
		When in the low state, the memory address enable input enables the memory	
		address outputs (A_0-A_1) .	
12-13	$\overline{A_0}$ - $\overline{A_1}$	Memory Address Bus Outputs	Active low
		The memory address bus outputs are the buffered outputs of the memory	Three-state
		address register (MAR).	
14	GND	Ground	
14-17,	F ₀ -F ₆	Micro-Function Bus Inputs	Active high
24-27	Called an a	The micro-function bus inputs control ALU function and register selection.	
18	CLK	Clock Input	
19-20	$\overline{D_0}$ - $\overline{D_1}$	Memory Data Bus Outputs	Active low
		The memory data bus outputs are the buffered outputs of the full function	Three-state
		accumulator register (AC).	
21-22	M_0-M_1	Memory Data Bus Inputs	Active low
	_	The memory data bus inputs provide a separate input port for memory data.	
23	ED	Memory Data Enable Input	Active low
		When in the low state, the memory data enable input enables the memory	
		data outputs (D_0-D_1) .	
28	Vcc L	+5 Volt Supply	

SYSTEM DESCRIPTION

Microfunction Decoder and K-Bus

Basic microfunctions are controlled by a 7-bit bus (F_0-F_6) which is organized into 2 groups. The higher 3 bits (F_4-F_6) are designated as F-Group and the lower 4 bits (F_0-F_3) are designated as the R-Group. The F-Group specifies the type of operation to be performed and the R-Group specifies the registers involved.

The F-Bus instructs the microfunction decoder to:

- Select ALU functions to be performed
- Generate scratchpad register address
- Control A and B multiplexer

The resulting microfunction action can be:

- Data transfer
- Shift operations
- Increment and decrement
- Initialize stack
- Test for zero conditions
- 2's complement addition and subtraction
- Bit masking
- Maintain program counter

A and B Multiplexers

A and B multiplexers select the proper 2 operands to the ALU.

A multiplexer selects inputs from one of the following:

- M-bus (data from main memory)
- Scratchpad registers
- Accumulator

B multiplexer selects inputs from one of the followina:

- I-bus (data from external I/O devices)
- Accumulator
- K-bus (literal or masking information from micro-program memory)

Scratchpad Registers

- Contains 11 registers (R₀-R₉, T)
- Scratchpad register outputs are multiplexed to the ALU via the A multiplexer
- Used to store intermediate results from arithmetic/logic operations
- Can be used as program counter

Arithmetic/Logic Unit (ALU)

The ALU performs the arithmetic and logic operations of the CPE.

Arithmetic operations are:

- 2's complement addition
- Incrementing
- Decrementing
- Shift left
- Shift right

Logical operations are:

- Transfer
- AND
- Inclusive-OR
- Exclusive-NOR
- Logic complement

ALU operation results are then stored in the accumulator and/or scratchpad registers. For easy expansion to larger arrays, carry look-ahead outputs (X and Y) and cascading shift inputs (LI, RO) are provided.

Accumulator

- Stores results from ALU operations
- The output of accumulator is multiplexed into ALU via the A and B multiplexer as one of the operands

Input Buses

M-bus: Data bus from main memory

- Accepts 2 bits of data from main memory into CPE
- Is multiplexed into the ALU via the A multiplexer

I-bus: Data bus from input/output devices

- Accepts 2 bits of data from external input/output devices into CPE
- Is multiplexed into the ALU via the B multiplexer

K-bus: A special feature of the N3002 CPE

- During arithmetic operations, the K-bus can be used to mask portions of the field being operated on
- Select or remove accumulator from operation by placing K-bus in all "1" or all "0" state respectively
- During non-arithmetic operation, the carry circuit can be used in conjunction with the K-bus for word-wise-OR operation for bit testing
- Supply literal or constant data to CPE

Output Buses

A-bus and Memory Address Register

- Main memory address is stored in the memory address register (MAR)
- Main memory is addressed via the A-bus
- MAR and A-bus may also be used to generate device address when executing I/OO instrucinstructions
- · A-bus has Tri-State outputs

D-bus: Data bus from CPE to main memory or to I/O devices

- Sends buffered accumulator outputs to main memory or the external I/O devices
- . D-bus has Tri-State outputs

FUNCTION DESCRIPTION

FUNCT	ON DES	CHIP	HON		
F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
0	1	xx	_	$R_n + (AC \wedge K) + CI \rightarrow R_n, AC$	Logically AND AC with the K-bus. Add the result to $\rm R_{\rm R}$ and carry input (CI). Deposit the sum in AC and $\rm R_{\rm R}$.
		00	ILR	R _n + Cl → R , AC	Conditionally increment R $_{\Pi}$ and load the result in AC. Used to load AC from R $_{\Pi}$ or to increment R $_{\Pi}$ and load a copy of the result in AC.
		11	ALR	AC + R _n + CI R _n , AC	Add AC and CI to R _n and load the result in AC. Used to add AC to a register. If R _n is AC, then AC is shifted left one bit position.
0	H	xx	_	M + (AC ^ K) + CI → AT	Logically AND AC with the K-bus. Add the result to CI and the M-bus. Deposit the sum in AC or T.
		00	ACM	M + CI → AT	Add CI to M-bus. Load the result in AC or T, as specified. Used to load memory data in the specified register, or to load incremented memory data in the specified register.
		11	AMA	M + AC + CI → AT	Add the M-bus to AC and CI, and load the result in AC or T, as specified. Used to add memory data or incremented memory data to AC and store the sum in the specified register.
0	111	xx	=	ATL ^ (ÎL ^ KL) → RO LI ^ ((IH ^ KH) ^ ATH	None
		00	SRA	ATL → RO ATH → ATL LI → ATH	Shift AC or T, as specified, right one bit position. Place the previous low order bit value on RO and fill the high order bit from the data on LI. Used to shift or rotate AC or T right one bit.
1	ı	XX	_	K ∨ R _n − MAR R _n + K + Cl → R _n	Logically OR R_n with the K-bus. Deposit the result in MAR. Add the K-bus to Rn and Cl. Deposit the result in R _n .
		00	LMI	Rn → MAR, Rn + Cl → Rn	Load MAR from ${\bf R}_{n}.$ Conditionally increment ${\bf R}_{n}.$ Used to maintain a macro-instruction program counter.
		11	DSM	11 → MAR, Rn – 1 + Cl → Rn	Set MAR to all ones. Conditionally decrement R_{Π} by one. Used to force MAR to its highest address and to decrement Rn.
1	H	xx		KVM - MAR M + K + CI - AT	Logically OR the M-bus with the K-Bus. Deposit the result in MAR. Add the K-bus to the M-bus and CI. Deposit the sum in AC or T.
		00	LMM	M → MAR, M + CI → AT	Load MAR from the M-bus. Add CI to the M-bus. Deposit the result in AC or T. Used to load the address register with memory data for macro-instructions using indirect addressing.
		11	LDM	11 → MAR M - 1 + CI → AT	Set MAR to all ones. Subtract one from the M-bus. Add CI to the difference and deposit the result in AC or T, as specified. Used to load decremented memory data in AC or T.

FUNCTION DESCRIPTION (Cont'd)

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
1	III	XX	-	(AT ∨ K) + (AT ∧ K) + Cl → AT	Logically OR the K-bus with the complement of AC or T, as specified. Add the result to the logical AND of specified register with the K-bus. Add the sum to CI. Deposit the result in the specified register.
		00	CIA	AT + CI → AT	Add CI to the complement of AC or T, as specified. Deposit the result in the specified register. Used to form the 1's or 2's complement of AC or T.
		11	DCA	AT - 1 + CI → AT	Subtract one from AC or T, as specified. Add CI to the difference and deposit the sum in the specified register. Used to decrement AC or T.
2	I	XX	_	(AC ^K) - 1 + CI → R _n	Logically AND the K-bus with AC. Subtract one from the result and add the difference to CI. Deposit the sum in R $_{\Pi}$.
		00	CSR	CI - 1 → R _n (See Note 1)	Subtract one from CI and deposit the difference in Rn. Used to conditionally clear or set $R_{\rm B}$ to all 0's or 1's, respectively.
		11	SDR	AC - 1 + Cl → R _n (See Note 1)	Subtract one from AC and add the difference to CI. Deposit the sum in $R_{\rm R}$. Used to store AC in $R_{\rm R}$ or to store the decremented value of AC in $R_{\rm R}$.
2	Н	xx	-	(AC ^ K) - 1 + Cl → AT (See Note 1)	Logically AND the K-bus with AC. Subtract one from the result and add the difference to CI. Deposit the sum in AC or T, as specified.
		00	CSA	CI - 1 → AT (See Note 1)	Subtract one from CI and deposit the difference in AC or T. Used to conditionally clear or set AC or T.
		11	SDA	AC - 1 + Cl → AT (See Note 1)	Subtract one from AC and add the difference to CI. Deposit the sum in AC or T. Used to store AC in T, or decrement AC, or store the decremented value of AC in T.
2	Ш	xx	_	(I ^ K) - 1 + CI → AT (See Note 1)	Logically AND the data of the K-bus with the data on the I-bus. Subtract one from the result and add the difference to CI. Deposit the sum in AC or T, as specified.
		00	CSA	CI - 1 → AT	Subtract one from CI and deposit the difference in AC or T. Used to conditionally clear or set AC or T.
		11	LDI	I – 1 + CI → AT	Subtract one from the data on the I-bus and add the difference to CI. Deposit the sum in AC or T, as specified. Used to load input bus data or decremented input bus data in the specified register.
3	I	XX	_	$R_n + (AC \wedge K) + CI \rightarrow R_n$	Logically AND AC with the K-bus. Add R_n and CI to the result. Deposit the sum in R_n .
1		00	INR	$R_n + CI \rightarrow R_n$	Add CI to R _n and deposit the sum in R _n . Used to increment
		11	ADR	AC + R _n + CI - R _n	R _n . Add AC to R _n . Add the result to CI and deposit the sum in R _n . Used to add the accumulator to a register or to add the incremented value of the accumulator to a register.
3	Ш	XX		M + (AC ∧ K) + CI → AT	Logically AND AC with the K-bus. Add the result to CI and the M-bus. Deposit the sum in AC or T.
4		00	ACM	M + CI → AT	Add CI to M-bus. Load the result in AC or T, as specified. Used to load memory data in the specified register, or to load incremented memory data in the specified register.
		11	AMA	M + AC + CI → AT	Add the M-bus to AC and CI, and load the result in AC or T, as specified. Used to add memory data or incremented memory data to AC and store the sum in the specified register.

NOTE

^{1. 2&#}x27;s complement arithmetic adds 111 . . . 11 to perform subtraction of 000 . . . 01. $\,$

FUNCTION DESCRIPTION (Cont'd)

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
3	III	XX	_	AT + (I ^ K) + CI → AT	Logically AND the K-bus with the I-bus. Add CI and the contents of AC or T, as specified, to the result. Deposit the sum in the specified register.
		00	INA	AT + CI → AT	Conditionally increment AC or T. Used to increment AC or T.
		11	AIA	I + AT + CI → AT	Add the I-bus to AC or T. Add CI to the result and deposit the sum in the specified register. Used to add input data or incremented input data to the specified register.
4	į.	XX	-	$CI \lor (R_n \land AC \land K) \rightarrow CO$ $R_n \land (AC \land K) \rightarrow R_n$	Logically AND the K-bus with AC. Logically AND the result with the contents of $R_{\rm II}$. Deposit the final result in $R_{\rm II}$. Logically OR the value of CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on the carry output (CO) line.
		00	CLR	$CI \rightarrow CO$, $O \rightarrow R_n$	Clear R $_{\Pi}$ to all O's. Force CO to CI. Used to clear a register and force CO to CI.
		11	ANR	$CI \lor (R_n \land AC) \rightarrow CO$ $R_n \land AC \rightarrow R_n$	Logically AND AC with $R_{\rm n}$. Deposit the result in $R_{\rm n}$. Force CO to one if the result is non-zero. Used to AND the accumulator with a register and test for a zero result.
4	П	xx	_	CI ∨ (M ^ AC ^ K) → CO M ^ (AC ^ K) → AT	Logically AND the K-bus with AC. Logically AND the result with the M-bus. Deposit the final result in AC or T. Logically OR the value of CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on CO.
		00	CLA	CI → CO, O → AT	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	ANM	CI ∨ (M ^ AC) → CO M ^ AC → AT	Logically AND the M-bus with AC. Deposit the result in AC or T. Force CO to one if the result is non-zero. Used to AND M-bus data to the accumulator and test for a zero result.
4	III	XX	-	CI ∨ (AT ^1 ^K) → CO AT ^(I ^K) → AT	Logically AND the I-bus with the K-bus. Logically AND the result with AC or T. Deposit the final result in the specified register. Logically OR CI with the word-wise OR of the final result. Place the value of the carry OR on CO.
		00	CLA	CI → CO, O → AT	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	ANI	CI ∨ (AT ^ I) → CO AT ^ 1 → AT	Logically AND the I-bus with AC or T, as specified. Deposit the result in the specified register. Force CO to one if the result is non-zero. Used to AND the I-bus to the accumulator and test for a zero result.
5	-	xx	-	CI ∨ (R _n ∧ K) → CO K ∧ R _n → R _n	Logically AND the K-bus with Rn. Deposit the result in Rn. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
		00	CLR	CI - CO, O - Rn	Clear Rn to all O's. Force CO to CI. Used to clear a register and force CO to CI.
		11	TZR	$CI \vee R_n \rightarrow CO$ $R_n \rightarrow R_n$	Force CO to one if Rn is non-zero. Used to test a register for zero. Also used to AND K-bus data with a register for masking and, optionally, testing for a zero result.
5	II	XX	-	CI ∨ (M ∧ K) → CO K ∧ M → AT	Logically AND the K-bus with the M-bus. Deposit the result in AC or T, as specified. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
		00	CLA	CI → CO, O → AT	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	LTM	CI ∨ M → CO M → AT	Load AC or T, as specified, from the M-bus. Force CO to one if the result is non-zero. Used to load the specified register from memory and test for a zero result. Also used to AND the K-bus with the M-bus for masking and, optionally, testing for a zero result.

FUNCTION DESCRIPTION (Cont'd)

F GROUP	R	K BUS	NAME	EQUATION	DESCRIPTION
5	{11}	xx	-	CI ∨ (AT ^ K) → CO K ^ AT → AT	Logically AND the K-bus with AC or T, as specified. Deposit the result in the specified register. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
		00	CLA	CI → CO, O → AT	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	TZA	CIVAT - CO AT - AT	Force CO to one if AC or T, as specified, is non-zero. Used to test the specified register for zero. Also used to AND the K-bus to the specified register for masking and, optionally, testing for a zero result.
6	1	xx	-	$CI \lor (AC \land K) \to CO$ $R_n \lor (AC \land K) \to R_n$	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus. Place the result of the carry OR on CO. Logically OR R _n with the logical AND of AC and the K-bus. Deposit the result in R _n .
		00	NOP	CI → CO. R _n → R _n	Force CO to CI. Used as a null operation or to force CO to CI.
		11	ORR	$CI \lor AC \to CO$ $R_n \lor AC \to R_n$	Force CO to one if AC is non-zero. Logically OR AC with R_{Π} . Deposit the result in R_{Π} . Used to OR the accumulator to a register and, optionally, test the previous accumulator value for zero.
6	11	XX	_	$CI \lor (AC \land K) \to CO$ $M \lor (AC \land K) \to AT$	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus. Place the carry OR on CO. Logically OR the M-bus, with the logical AND of AC and the K-bus. Deposit the final result in AC or T.
		00	LMF	CI → CO. M → AT	Load AC or T, as specified, from the M-bus. Force CO to CI. Used to load the specified register with memory data and force CO to CI.
		11	ORM	CI ∨ AC → CO M ∨ AC → AT	Force CO to one if AC is non-zero. Logically OR the M-bus with AC. Deposit the result in AC or T, as specified. Used to OR M-bus with the AC and, optionally, test the previous value of AC for zero.
6	Ш	xx	-	$CI \lor (I \land K) \rightarrow CO$ $AT \lor (I \land I) \rightarrow AT$	Logical OR CI with the word-wise OR of the logical AND of the I-bus and the K-bus. Place the carry OR on CO. Logically AND the K-bus with the I-bus. Logically OR the result with AC or T, as specified. Deposit the final result in the specified register.
[00	NOP	CI → CO, AT → AT	Force CO to CI. Used as a null operation or to force CO to CI.
		11	ORI	CI ∨ I → CO I ∨ AT →	Force CO to one if the data on the I-bus is non-zero. Logically OR the I-bus to AC or T, as specified. Deposit the result in the specified register. Used to OR I-bus data with the specified register and, optionally, test the I-bus data for zero.
7	1	xx	_	$CI \lor (R_n \land AC \land K) \rightarrow CO$ $R_n \textcircled{6} (AC \land K) \rightarrow R_n$	Logically OR CI with the word-wise OR of the logical AND of R_Π and AC and the K-bus. Place the carry OR on CO. Logically AND the K-bus with AC. Exclusive-NOR the result with R_Π . Deposit the final result in R_Π .
		00	CMR	CI → CO, Rn → Rn	Complement the contents of R _n . Force CO to CI.
		11	XNR	$CI \lor (R_n \land AC) \to CO$ $R_n \textcircled{-} AC \to R_n$	Force CO to one if the logical AND of AC and R n is non-zero. Exclusive-NOR AC with R $_{\rm R}$. Deposit the result in R $_{\rm R}$. Used to exclusive-NOR the accumulator with a register.

FUNCTION DESCRIPTION (Cont'd)

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION					
7	H	xx	100	CI ∨ (M ^ AC ^ K) → CO M (AC ^ K) → AT	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus and M-bus. Place the carry OR on CO. Logically AND the K-bus with AC. Exclusive NOR the result with the M-bus. Deposit the final result in AC or T.					
		00	LCM	CI → CO, M → AT	Load the complement of the M-bus into AC or T, as specified. Force CO to CI.					
		11	XNM	CI ∨ (M ^ AC) → CO M	Force CO to one if the logical AND of AC and the M-bus is non-zero. Exclusive-NOR AC with the M-bus. Deposit the result in AC or T, as specified. Used to exclusive-NOR memory data with the accumulator.					
7	ш	xx	4	CI ∨ (AT ∧ I ∧ K) → CO AT (I K) → AT	Logically OR CI with the word-wise OR of the logical AND of the specified register and the I-bus and K-bus. Place the carry OR on CO. Logically AND the K-bus with the I-bus. Exclusive-NOR the result with AC or T, as specified. Deposit the final result in the specified register.					
		00	CMA	CI → CO AT → AT	Complement AC or T, as specified. Force CO to CI.					
		11	XNI	CI ∨ (AT ∧ I) → CO I ♠ AT → AT	Force CO to one if the logical AND of the specified register and the I-bus is non-zero. Exclusive-NOR AC with the I-bus. Deposit the result in AC or T, as specified. Used to exclusive-NOR input data with the accumulator.					

FUNCTION DESCRIPTION KEY


OVARDOL	MEANING
SYMBOL	MEANING
I,K,M	Data on the I, K, and M buses,
	respectively
CI,LI	Data on the carry input and left
	input, respectively
CO,RO	Data on the carry output and
1 _	right output, respectively
) Rn	Contents of register n includ-
1	ing T and AC (R-Group I)
AC	Contents of the accumulator
AT	Contents of AC or T, as specifi-
	ed
MAR	Contents of the memory ad-
	dress register
L,H	As subscripts, designate low
	and high order bit, respectively
+	2's complement addition
^	2's complement subtraction
1.0	Logical AND
\ \ \	Logical OR
⊕	Exclusive-NOR
	Deposit into

AC ELECTRICAL CHARACTERISTICS N3001 = T_A = 0°C to +70°C, V_{CC} = 5V ± 5% S3001 = T_A = -55°C to +125°C, V_{CC} = 5V ± 10%

		N3002	\$3002	\$3002			
PARAMETER	Min	Тур*	Max	Min	Typ*	Max	UNIT
tCY Clock Cycle Time	70	45		120	45		ns
tWP Clock Pulse Width	17	10		42	10		ns
tFS Function Input Set-Up Time (F ₀ through F ₆)	48	-23 → 35		70	-23 - 35		ns
Data Set-Up Time: tDS I_0 , I_1 , M_0 , M_1 , K_0 , K_1 tSS LI , CI	40 21	12 - 29 0 - 7		60 30	12 → 29 0 → 7		ns ns
Data and Function Hold Time: $tFH F_0 \ through \ F_6 \\ tDH 1_0, \ I_1, \ M_0, \ M_1, \ K_0, \ K_1 \\ tSH LI, \ CI$	4 4 12	0 -2811 -7 - 0		5 5 15	0 -28 → -11 -7 → 0		ns ns ns
Propagation Delay to X, Y, RO from: tXF Any Function Input tXD Any Data Input tXT Trailing Edge of CLK tXL Leading Edge of CLK	13	28 16 - 20 33 18 - 40	52 33 48 70	13	28 16 → 20 33 18 → 40	65 65 75 90	ns ns ns
Propagation Delay to CO from: tCL Leading Edge of CLK tCT Trailing Edge of CLK tCF Any Function Input tCD Any Data Input tCC CI (Ripple Carry)	16	24 - 44 30 - 40 25 - 35 17 - 23 9 - 13	70 56 52 55 20		24 - 44 30 - 40 25 - 35 17 - 23 9 - 13	90 100 75 65 30	ns ns ns ns
Propagation Delay to A_0 , A_1 , D_0 , D_1 from: tDL Leading Edge of CLK tDE Enable Input ED, EA		17 - 25 10 - 12	40 20		17 - 25 10 - 12	75 35	ns ns


[·] NOTE

CARRY LOOK-AHEAD CONFIGURATION



Typical values are for TA = 25°C and typical supply voltage.

TYPICAL CONFIGURATIONS



VOLTAGE WAVEFORMS

