

4-BIT BISTABLE LATCH | \$54100

\$54100-N,Q,F • N74100-F

N74100

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the clock is high, and the Q output will follow the data input as long as the clock remains high. When the clock goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the clock is permitted to go high.

The S54100/N74100 features two independent quadruple latches in a single 24-pin dual in-line package. These circuits are completely compatible with all popular TTL or DTL families. Typical power dissipation is 40 milliwatts per latch. The Series 54 circuits are characterized for operation over the full military temperature range of -55°C to 125°C and Series 74 circuits are characterized for operation from 0°C to 70°C.

ABSOLUTE MAXIMUM RATINGS (over operating temperature range unless otherwise noted)

Supply Voltage, V_{CC} (See Note 3) 7V Input Voltage, V_{in} (See Notes 3 and 4) Operating Free-Air Temperature Range: 5.5V S54100 Circuits -55°C to 125°C N74100 Circuits 0°C to 70°C -65°C to 150°C


NOTES:

3. These voltage values are with respect to network ground terminal. 4. Input signals must be zero or positive with respect to network


TRUTH TABLE

ground terminal.


Storage Temperature Range




PIN CONFIGURATIONS



LOGIC DIAGRAM (each latch)



SCHEMATIC DIAGRAM (each latch)



NOTE: Component values shown are nominal.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply Voltage V _{CC} (See Note 3):	S54100	4.5	5	5.5	V
66	N74100	4.75	5	5.25	V
Normalized Fan-Out from Output				10	[

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	·	EST CONDITIONS *	MIN	TYP **	MAX	UNIT
V _{in(1)}	Input voltage required to ensure logical 1 level at any input terminal Input voltage required to ensure			2			v
V _{in (0)}	logical O level at any input terminal					8.0	v
V _{out(1)}	Logical 1 output voltage	V _{CC} - MIN,	I _{load} = -400μA	2.4			V
Vout(0)	Logical 0 output voltage		I _{sink} = 16mA	ļ		0.4	V
lin(0)	Logical 0 level input current at D	VCC = MAX,		1		-3.2	mA .
l _{in} (0)	Logical O level input current at clock	V _{CC} = MAX,	S54100, N74100			-12.8	mA
l _{in(1)}	Logical 1 level input current at D	V _{CC} = MAX,				80 1	μA mA
	Logical 1 level input	VCC = MAX,				160	μΑ
l _{in(1)}	current at clock	Vin = 2.4V,	S54100, N74100	1		320	μА
		V _{CC} = MAX,	V _{in} = 5.5∨	1		1	mA
	Chart simula manua amana	VCC - MAX,	S54100	-20		-57	mA
los	Short-circuit output current	V _{out} = 0	N74100	-18		-57	mA
	Summly summed		S54100		64	92	mA
cc	Supply current	V _{CC} = MAX,	N74100		64	106	mA

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_A = 25°C, N = 10

cal 1 level ne at D input cal 0 level input cal 1 level input cal 1 level input cal 0 level input cal 0 level input irred at D input cal 0 level input irred at D input clay time to from D input clay time to cal 0 level input clay time to from D input cal 0 level	$R_{L} = 400\Omega$ $R_{L} = 400\Omega$ $R_{L} = 400\Omega$	0	7 14 15¶ 6¶	20 20 30	ns ns ns
O input Cal 1 level input lired at D input logy time to from D input CL = 15pf CL = 15pf	=, $R_L = 400\Omega$		15¶ 6¶		ns
ired at D input cal 0 level input ired at D input elay time to from D input CL = 15pf CL = 15pf CL = 15pf	=, R _L = 400Ω		6¶		
rired at D input elay time to from D input C _L = 15pf	-	0	_	30	ns
from D input C _L = 15pf	=, $R_L = 400\Omega$		16	30	
alay time to				30	ns
from D input C _L = 15pf	=, R _L = 400Ω		14	25	ns
put	=, R _L = 400Ω		16	30	ns
	=, R _L = 400Ω		7	15	ns
f	lay time to rom clock CL = 15pl	put lay time to rom clock C _L = 15pF, R _L = 400Ω	out lay time to rom clock C _L = 15pF, R _L = 400Ω	Dut	Dut

^{*} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable

NOTE A: AC Test circuit, voltage waveforms and switching times are given on p. 2-76.

^{**} All typical values are at V_{CC} = 5V, T_{A} = 25° C. † Not more than one output should be shorted at a time.

[¶] These typical times indicate that period occurring prior to the fall of clock pulse (t₀) below 1.5V when data at the D input will still be rec-