4-BIT BISTABLE LATCH | \$54100

N74100

\$54100-N,Q,F • N74100-F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the clock is high, and the Q output will follow the data input as long as the clock remains high. When the clock goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the clock is permitted to go high.

The S54100/N74100 features two independent quadruple latches in a single 24-pin dual in-line package. These circuits are completely compatible with all popular TTL or DTL families. Typical power dissipation is 40 milliwatts per latch. The Series 54 circuits are characterized for operation over the full military temperature range of -55°C to 125°C and Series 74 circuits are characterized for operation from 0°C to 70°C.


ABSOLUTE MAXIMUM RATINGS (over operating temperature range unless otherwise noted)

Supply Voltage, V_{CC} (See Note 3) Input Voltage, V_{in} (See Notes 3 and 4) Operating Free-Air Temperature Range: 7V 5.5V


S54100 Circuits -55°C to 125°C N74100 Circuits 0°C to 70°C Storage Temperature Range -65°C to 150°C

- 3. These voltage values are with respect to network ground terminal.
- 4. Input signals must be zero or positive with respect to network ground terminal.


TRUTH TABLE




PIN CONFIGURATIONS



LOGIC DIAGRAM (each latch)



SCHEMATIC DIAGRAM (each latch)



NOTE: Component values shown are nominal.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply Voltage V _{CC} (See Note 3):	S54100	4.5	5	5.5	V
	N74100	4.75	5	5.25	
Normalized Fan-Out from Output				10	

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	1	EST CONDITIONS *	MIN	TYP **	MAX	UNIT
V _{in (1)}	Input voltage required to ensure logical 1 level at any input terminal Input voltage required to ensure			2			V
V _{in (0)}	logical 0 level at any input terminal					8.0	V
V _{out(1)}	Logical 1 output voltage	V _{CC} = MIN,	$I_{load} = -400\mu A$	2.4			\ \ \
V _{out(0)}	Logical 0 output voltage	V _{CC} = MIN,	I _{sink} = 16mA	İ		0.4	V
I _{in} (0)	Logical 0 level input current at D	V _{CC} = MAX,				-3.2	mA
l _{in} (0)	Logical 0 level input current at clock	V _{CC} = MAX,	S54100, N74100			-12.8	mA
l _{in(1)}	Logical 1 level input current at D	$V_{CC} = MAX,$ $V_{CC} = MAX,$	V _{in} = 2.4V V _{in} = 5.5V			80 1	μA mA
	Logical 1 level input	$V_{CC} = MAX$				160	μΑ
lin (1)	current at clock	V _{in} = 2.4V,	S54100, N74100			320	μΑ
		V _{CC} = MAX,	V _{in} = 5.5V			1	mA
	Sh Wa - i - i - i - i - i - i - i - i - i -	V _{CC} = MAX,	S54100	-20		-57	mA
los	Short-circuit output current	V _{out} = 0	N74100	-18		-57	mA
^I cc	Supply current	V _{CC} = MAX,	S54100 N74100		64 64	92 106	mA mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^{\circ}C$, N = 10

	PARAMETER	TES'	CONDITIONS	MIN	TYP	MAX	UNIT
t _{setup} 1	Minimum logical 1 level input setup time at D input	C _L = 15pF,	R _L = 400Ω		7	20	n:
^t setup0	Minimum logical 0 level input setup time at D input	C _L = 15pF,	$R_L = 400\Omega$		14	20	n
^t hold1	Maximum logical 1 level input hold time required at D input	C _L = 15pF,	$R_L = 400\Omega$	0	15¶		n
^t hold0	Maximum logical 0 level input hold time required at D input	C _L = 15pF,	$R_L = 400\Omega$	0	6¶		n
^t pd1(D-Q)	Propagation delay time to logical 1 level from D input to Q output	C _L = 15pF,	R_{L} = 400 Ω		16	30	n
^t pd0(D-Q)	Propagation delay time to logical O level from D input to Q output	C _L = 15pF,	R _L = 400Ω		14	25	n
$^{\mathrm{t}}$ pd1(D- $\overline{\overline{\mathrm{Q}}}$)	Propagation delay time to logical 1 level from D input to $\overline{\Omega}$ output (S5475, N7475)	C _L = 15pF,	$R_{\underline{l}}$ = 400 Ω		24	40	n
^t pd1(C-Q)	Progagation delay time to logical 1 level from clock input to Q output	C _L = 15pF,	R _L = 400Ω		16	30	n
^t pd0(C-Q)	Propagation delay time to logical 0 level from clock input to Q output	C _L = 15pF,	$R_L = 400\Omega$		7	15	n

^{*} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

^{**} All typical values are at V_{CC} = 5V, T_A = 25°C.
† Not more than one output should be shorted at a time.

[¶] These typical times indicate that period occurring prior to the fall of clock pulse (t₀) below 1.5V when data at the D input will still be recognized and stored.