

MONOSTABLE MULTIVIBRATOR

N74121 S54121

N74121/S54121 A, F, W

DIGITAL 54/74 TTL SERIES

DESCRIPTION

This monolithic TTL monostable multivibrator features d-c triggering from positive or gated negative-going inputs with inhibit facility. Both positive and negative-going output pulses are provided with full fan-out to 10 normalized loads.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry for the B input allows jitter-free triggering from inputs with transition times as slow as 1 volt/second, providing the circuit with an excellent noise immunity of typically 1.2 volts. A high immunity to $V_{\rm CC}$ noise of typically 1.5 volts is also provided by internal latching circuitry.

Once fired, the outputs are independent of further transitions on the inputs and are a function only of the timing components. Input pulses may be of any duration relative to the output pulse. Output pulse lengths may be varied from 40 nanoseconds to 40 seconds by choosing appropriate timing components. With no external timing components (i.e., pin (9) connected to pin (14), pins (10), (1) open) an output pulse of typically 30 nanoseconds is

open) an output pulse of typically 30 nanoseconds is achieved which may be used as a dc triggered reset signal. Output rise and fall times are TTL compatible and independent of pulse length.


Pulse width is achieved through internal compensation and is virtually independent of V_{CC} and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components.

Jitter-free operation is maintained over the full temperature and V_{CC} range for more than six decades of timing capacitance (10 pF to $10\mu F)$ and more than one decade of timing resistance $(2k\Omega$ to $40k\Omega)$. Throughout these ranges, pulse width is defined by the relationship $t_D(out)$ = CT RT loge 2.

Circuit performance is achieved with a nominal power dissipation of 90 milliwatts at 5 volts (50% duty cycle) and a quiescent dissipation of typically 65 milliwatts.

Duty cycles as high as 90% are achieved when using RT - 40k $\Omega.$ Higher duty cycles are achievable if a certain amount of pulse-width jitter is allowed.

PIN CONFIGURATIONS



TRUTH TABLE

	t _{n+1} INPUT			t _n INPUT		
OUTPUT	В	A2	A1	В	A2	A1
Inhibit	1	1	1	0	1	1
Inhibit	0	×	0	1	×	0
Inhibit	. 0	0	x	1	0	x
One Shor	1	×	0	0	×	0
One Sho	1	0	×	0	0	×
One Sho	1	0	×	1	1	1
One Shor	1	×	0	1	1	1
Inhibit	0	1	×	0	0	×
Inhibit	0	×	1	0	×	0
Inhibit	1	1	1	1	0	×
Inhibit	1	1	1	1	×	0
Inhibit	0	0	×	0	1	1
Inhibit	0	×	0	0	1	1

1 = V_{in(1)}≥2V

0 = V_{in(0)}<0.8V

- A1 and A2 are negative-edge-triggered logic inputs, and will trigger the one shot when either or both go to logical 0 with B at logical 1.
- B is a positive Schmitt-trigger input for slow edges or level detection, and will trigger the one shot when B goes to logical 1 with either A1 or A2 at logical 0. (See Truth Table)
- External timing capacitor may be connected between pin
 (0) (positive) and pin (ii) . With no external capacitance, an output pulse width of 30ns is obtained typically
- 4. To use the internal timing resistor (2kΩ nominal), connect pin (9) to pin (14).
 5. To obtain variable pulse width connect external variable
- To obtain variable pulse width connect external variable resistance between pin and pin No external current limiting is needed.
- For accurate repeatable pulse widths connect an external resistor between pin 11 and pin 14 with pin 9 open-circuit.
- 7. t_{ri} = time before input transition.
- 8. t_{n+1} = time after input transition.
- 9. x indicates that either a logical 0 or 1, may be present.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V _{CC} :				V
N74121 Circuits	4.75	5	5.25	v
Normalized Fan-Out from each Output, N			10	
Input Pulse Rise/Fall Time: Schmitt Input (B)		ĺ	1	V/s
Logic Inputs (A1, A2)			1	V/μs
Input Pulse Width	50			ns
External Tirning Resistance Between Pins (11) and (14) (Pin 9) open)	1.4			kΩ
External Timing Resistance: S54121			30	kΩ
N74121			40	kΩ
Timing Capacitance	0		1000	μF
Output Pulse Width			40	s
Duty Cycle: $R_T = 2k\Omega$			67%	
$R_T = 30k\Omega$ (S54121) or			90%	
$R_{T} = 40k\Omega (N74121)$				

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)


PARAMETER		R TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
v _T +	Positive-going threshold voltage at A input	V _{CC} = MIN			1.4	2	v
v _T -	Negative-going threshold voltage at A input	V _{CC} = MIN		0.8	1.4		v
V _T +	Positive-going threshold voltage at B input	V _{CC} = MIN			1.55	2	v
v _T -	Negative-going threshold voltage at B input	V _{CC} = MIN		0.8	1.35		v
Vout (0)	Logical 0 output voltage	V _{CC} = MIN,	I _{sink} = 16mA	ļ	0.22	0.4	v
Vout (1)	Logical 1 output voltage	V _{CC} = MIN,	I _{load} = -400μA	2.4	3.3		v
lin (0)	Logical 0 level input current at A ₁ of A ₂	V _{CC} = MAX,	V _{in} = 0.4V		-1	-1.6	mA
lin (0)	Logical O level input current at B	V _{CC} = MAX,	V _{in} = 0.4V		-2	-3.2	mA
le des	Logical 1 level input	V _{CC} = MAX,	V _{in} = 2.4V		2	40	μА
^l in (1)	current at A ₁ of A ₂	V _{CC} = MAX,	V _{in} = 5.5V		0.05	1	mA
las	Logical 1 level input	V _{CC} = MAX,	V _{in} = 2.4V	ļ	4	80	μА
^l in (1)	current at B	V _{CC} = MAX,	V _{in} = 5.5V	ļ	0.05	1	mA
	Short circuit output	V _{CC} - MAX	\$54121	-20	-25	-55	mA
os	current at Q or Q†		N74121	-18	-25	-55	mA
Icc	Power supply current in quiescent (unfired) state	V _{CC} = MAX			13	25	mA
'cc	Power supply current in fired state	V _{CC} = MAX			23	40	mA
				į			

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_A = 25°C

PARAMETER		PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Propagation delay time to				-		
^t pd1	logical 1 level from B input	C _L = 15pF,	C _T = 80pF	15	35	55	ns
	to Q output						
	Propagation delay time to						
^t pd1	logical 1 level from A1/A2	C _L = 15pF,	C _T = 80 _P F	25	45	70	ns
	inputs to Q output						
	Propagation delay time to						1
^t pd0	logical 0 level from B input	C _L = 15pF,	C _T = 80pF	20	40	65	ns
	to Q output						
	Propagation delay time to						ŀ
^t pd0	logical 0 level from A1/A2	C _L = 15pF,	C _T = 80pF	30	50	80	ns
	inputs to Q output						
tp(out)	Pulse width obtained using	C _L = 15pF,		70	110	150	ns
p(out)	internal timing resistor	R _T = Open,					
tp(out)	Pulse width obtained with	C _L = 15pF,		20	30	50	ns
piodi	zero timing capacitance	R _T - Open,					
^t p(out)	Pulse width obtained using	C _L = 15pF,	$C_T = 100pF$,	600	700	800	ns
p(out)	external timing resistor	$R_T = 10k\Omega$	Pin 9 Open				
^t p(out)	Pulse width obtained using	C _L = 15pF,	$C_T = 1 \mu F$,	6	7	8	ms
piouti	external timing resistor	R _T = 10kΩ	Pin 9 Open				
t _{hold}	Minimum duration of	C _L = 15pF,	C _T = 80pF,		30	50	ns
-110IG	trigger pulse	R _T = Open,	Pin 9 to V _{CC}				

^{*} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

TYPICAL CHARACTERISTICS



^{*} All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.
† Not more than one output should be shorted at a time.

TYPICAL CHARACTERISTICS (Cont'd)

