RETRIGGERABLE MONOSTABLE | MULTIVIBRATOR WITH CLEAR |

N74122–A,F • S54123–B,F,W • N74123–B,F

PIN CONFIGURATIONS

N74122 S54123 N74123

DIGITAL 54/74 TTL SERIES

54/74123 B,F,W PACKAGE

10 20 2

74122 A,F PACKAGE

4 82

[†]Pin assignments for these circuits are the same for all packages.

5 6 OLEAR Ö

DESCRIPTION

These monostables are designed to provide the system designer with complete flexibility in controlling the pulse width, either to lengthen the pulse by retriggering, or to shorten by clearing. N74122 has an internal timing resistor which allows the circuit to be operated with only an external capacitor, if so desired. Applications requiring more precise pulse widths and not requiring the clear feature can best be satisfied with N74121.

The output pulse is primarily a function of the external capacitor and resistor. For $C_{\text{ext}}>1000\text{pF},$ the output pulse width (t_w) is defined as:

$$t_{W} = 0.32 R_{T}C_{ext} \left(1 + \frac{0.7}{R_{T}}\right)$$

where

R⊤ is in kΩ (either internal or external timing resistor) C_{ext} is in pF t_w is in ns

For pulse widths when $C_{ext} \leqslant 1000 pF$, see Figure B.

These circuits are fully compatible with most TTL or DTL families. Inputs are diode-clamped to minimize reflections due to transmission-line effects, which simplifies design. Typical power dissipation per one shot is 115 milliwatts; typical average propagation delay time to the Ω output is 21 nanoseconds. The N74122 and N74123 are characterized for operation from 0°C to 70°C.

TRUTH TABLE (See Note A)

		N741	22									
	INP	UTS		τυο	PUTS					-		
A ₁	A ₁ A ₂ B ₁			٩	٩		S5412			23,N7412 3		
н	н	x	х	L	н							
x	x	L	х	L	н		INP	UTS	ουτι	PUTS		
x	×		L	L	н	ĺ	A	В	Q	ā		
L	×	н	н) L	н		н	x	L	н		
L	×	1	н	Л	ע U		х	L	L	н		
L	x	н	†	Л	U		L	î	л	U		
X	L	н	н	L	н	1	_ ↓	н	л	ប		
X	L	t	н		17	ł	*					
×	L	н	1	<u>,</u>	ប							
н	ţ	н	н	1	1 1							
Ļ	Ļ	н	н	Л	ប							
	н	н	н	Л	ប							

NOTES:

transitions).

A. H = high level (steady-state), L = low level (steady-state), \uparrow = transition from low to high level, \downarrow = transition from high to low level, \Box = one high-level pulse, \Box = one low-level pulse, X = irrelevant (any input, including

B. NC = No internal connection.

C. To use the internal timing resistor of N74122 (10k Ω nominal), connect R $_{int}$ to VCC.

D. An external timing capacitor may be connected between $C_{\theta X T}$ and $R_{\theta X T}/C_{\theta X T}$ (positive).

SIGNETICS DIGITAL 54/74 TTL SERIES - N74122 • S54123 • N74123

RECOMMENDED OPERATING CONDITIONS

		S54123, N74122, N74123			
		MIN	NOM	MAX	
Supply Voltage V _{CC}		4.75	5	5.25] v
Normalized Fan-Out from each Output, N	High Logic Level			20	
Normalized Fan-Out nom each Output, N	Low-Logic Level		1	10	1
Input data setup time, t _{setup} (See Note 3)		40†			ns
Input data hold time, thold (See Note 4)		40†			ns
Width of Clear Pulse, tw(clear)		40†			ns
External Timing Resistance		5]	50	kΩ
External Capacitance		N	o Restricti	on	ł
Wiring Capacitance at Rext/Cext Terminal			1	50	pF
Operating Free-Air Temperature, TA		0	25	70	°C

[†]These conditions are recommended for use at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

NOTES: 1. Voltage values, except intermitter voltage, are with respect to network ground terminal.

- 2. This is the voltage between two emitters of a multiple-emitter transistor. For the N74122 circuit, this rating applies to each A input with respect to the other and to each B input with respect to the other.
- 3. Setup time for a dynamic input is the interval immediately preceding the transition which constitutes the dynamic input, during which interval a steady-state logic level must be maintained at the input to ensure recognition of the transition.
- 4. Hold time for a dynamic input is the interval immediately following the transition which constitutes the dynamic input, during
- which interval a steady-state logic level marked management of the input to ensure continued recognition of the transition.
 Ground C_{ext} to measure V_{OH} at Q, V_{OL} at Q, or I_{OS} at Q. C_{ext} is open to measure V_{OH} at Q, V_{OL} at Q, or I_{OS} at Q.
 Quiescent I_{CC} is measured (after clearing) with 2.4V applied to all clear and A inputs, B inputs grounded, all outputs open. C_{ext} = 0.02µF, and R_{ext} = 25kΩ. R_{int} of S54122/N74122 is open.
 I_{CC} is measured in the triggered state with 2.4V applied to all clear and B inputs, A inputs grounded, all outputs open.
- $C_{ext} = 0.02\mu F$, and $R_{ext} = 25k\Omega$. R_{int} of S54122/N74122 is open.

ELECTRICAL CHARACTERISTICS (over operating free-air temperature range unless otherwise noted)

VIH D		PARAMETER		TEST CONDITIONS*		MIN 2	TYP**	MAX 0.8	UNIT V V
		High-level input voltage Low-level input voltage							
V ₁		Input clamp voltage		V _{CC} = MIN,	l₁ = -12mA			-1.5	i v
v _{он}		High-level output voltage		V _{CC} = MIN, See Note 5	I _{OH} = -800μA	2.4			v
VOL		Low-level output voltage		V _{CC} = MIN, See Note 5	I _{OL} = 16mA,		0.22	0.4	v v
I _I		Input current at maximum input voltage	n	V _{CC} = MAX,	V ₁ = 5.5V			1	mA
чн		High-level input current	dața inputs clear input	V _{CC} = MAX,	V _I = 2.4V			40 80	μΑ
ΊL		Low-level input current	data inputs clear input	V _{CC} = MAX,	V∣ = 0.4V			-1.6 -3.2	mA
'os		Short-circuit output curre	ent [†]	V _{CC} = MAX,	See Note 5	-10		-40	mA
lcc		Supply current (quiescen	t or triggered)	$V_{CC} = MAX$, See Notes 6 and 7	N74122 N74123		23 46	28 66	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^{\circ}C$, N = 10

	PARAMETER	TEST CO	ONDITIONS	MIN	ТҮР	MAX	
^t PLH	Propagation delay time, low-to- high-level Q output, from either A input				22	33	ns
^t PLH	Propagation delay time, low-to- high-level Q output, from either B input				19	28	ns
^t PHL	Propagation delay time, high-to- low-level Q output, from either A input	C _{ext} = 0,	$R_{ext} = 5k\Omega$,		30	40	ns
tPHL	Propagation delay time, high-to- low-level $\overline{\Omega}$ output, from either B input	С _L = 15рF,	R _L = 400Ω,		27	36	n
^t PHL	Propagation delay time, high-to- low-level Q output, from clear input				18	27	n
^L PLH	Propagation delay time, low-to- high-level Q output, from clear input				30	40	n
t _{w(min)}	Minimum width of Q output pulse				45	65	n
tw	Width of Ω output pulse	C _{ext} = 1000pF, C _L = 15pF,	$R_{ext} = 10k\Omega$ $R_{L} = 400\Omega$	3.08	3.42	3.76	μ

* For conditions shown as MIN or MAX, use the value specified under recommended operating conditions for the applicable device type.

- ** All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.
- † Not more than one output should be shorted at a time.

DESCRIPTION

These monolithic TTL retriggerable monostable multivibrators feature dc triggering from gated low-level-active (A) and high-levelactive (B) inputs, and also provide overriding direct clear inputs. Complementary outputs are provided. A full fan-out to 10 normalized Series 54/74 loads is available from each of the outputs at the low logic level, and in the high-level state, a fan-out of 20 is available. The retrigger capability simplifies the generation of output pulses of extremely long duration. By triggering the input before the output pulse is terminated, the output pulse may be extended. The overriding clear capability permits any output pulse to be terminated at a predetermined time independently of the timing components R and C.

Figure A illustrates triggering the one-shot with the high-level-active (B) inputs.

TYPICAL CHARACTERISTICS (Figure B)



TYPICAL INPUT/OUTPUT PULSES (Figure A)



