QUADRUPLE D-TYPE | \$54175 **EDGE-TRIGGERED FLIP-FLOPS** N74175

S54175-B,F,W • N74175-B,F

DIGITAL 54/74 TTL SERIES

PIN CONFIGURATION

DESCRIPTION

These monolithic, positive-edge-triggered flip-flops utilize TTL circuits to implement the D-type flip-flop logic. Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D-input signal has no effect.

These circuits are fully compatible for use with most TTL or DTL circuits. A full fan-out to 10 low logic-level loads and 20 highlogic-level loads is available from each of the outputs. This simplifies system design by allowing unused inputs to be tied to driven inputs. Maximum clock frequency is typically 25 megahertz, with a typical power dissipation of 38 milliwatts per flip-flop.

TRUTH TABLE

Г		
	t _n	t _n + 1
	D	٥
	н	н
	L	L

B,F,W PACKAGE OUTPUTS INPUTS OUTPUTS QD ۵D D с oc oc CLOCI 12 11 10 9 13 15 14 QD 00 CLOCK D Dr. CLOCK 8 3 6 1 5 0A OUTPUTS INPUTS OUPUTS

ABSOLUTE MAXIMUM RATINGS (over operating free-air temperature range unless otherwise noted)

7 V
5.5 V
–55°C to 125°C
0°C to 70°C
–65° C to 150° C

NOTE 1:

Voltage values are with respect to network ground terminal.

LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

4

		54175						
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	v
Normalized fan-out from each output, N	High Logic Level			20			20	
	Low Logic Level			10			10	
Input clock frequency, f _{cl}	ock	0		25	0	×-	25	MHz
Width of clock or clear pu	lse, t _W	20			20			ns
Data setup time, t _{setup}		20			20			ns
Hold time thold		0			o			ns
Operating free-air tempera	iture, T _A	-55	25	125	o	25	70	°c
Clear release setup, t _{releas}	e	25			25			ns

.

ELECTRICAL CHARACTERISTICS (over operating free-air temperature range unless otherwise noted)

				54175			74175			
PARAMETER		TEST CONDITIONS [†]		MIN	ΤΥΡ	MAX	MIN	ТҮР	MAX	UNIT
v _{IH}	High-level input voltage			2			2			~
VIL	Low-level input voltage					0.8			0.8	v
vi	Input clamp voltage	V _{CC} = MAX,	I _I = -12 mA			-1.5			-1.5	v
∨он	High-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, J _{OH} =-800 μA	2.4			2.4			v
VOL	Low-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V,				0.4			0.4	v
i _i	Input current at maxi- mum input voltage	V _{CC} = MAX,	V _I = 5.5V			1			1	mA
Чн	High-level input current	V _{CC} = MAX,	V _I = 2.4 V			40			40	μA
μL	Low-level input current	V _{CC} = MAX,	V _I = 0.4 V			-1.6			-1.6	mA
IOS	Short-circuit output current	V _{CC} ≃ MAX		-20		-57	-18		-57	mA
ICC	Supply current	V _{CC} = MAX								
		Note 1	54175							
			74175		30	45		30	45	mA

PARAMETER		TEST CON	MIN	ТҮР	MAX	UNIT	
f _{max}	Maximum input clock frequency			25	35		MHz
^t PHL	Propagation delay time, high-to- low-level output Q from clear	С _L = 15 рF	R _L = 400		23	35	ns
^t PLH	Propagation delay time low-to- high-level output Q from clear (54175, 74175)				16	30	ns
^t PHL	Propagation delay time, high-to- low-level output from clock				21	30	ns
^t PLH	Propagation delay time, low-to- high-level output from clock				20	30	ns

SWITCHING CHARACTERISTICS, V_{CC} = 5 V, T_A = 25°C, N = 10