SYNCHRONOUS 4-BIT BINARY UP/DOWN | \$54193 **COUNTER WITH PRESET INPUTS**

N74193

S54193-B,F,W • N74193-B,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

The S54193 and N74193 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidently with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple-clock) counters.

The oututs of the four master-slave flip-flops are triggered by a low-to-high-level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is high.


All four counters are fully programmable; that is, the outputs may be preset to any state by entering the desired data at the data inputs while the load input is low. The output will change to agree with the data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

A clear input has been provided which forces all outputs to the low level when a high level is applied. The clear function is independent of the count and load inputs. An input buffer has been placed on the clear, count, and load inputs to lower the drive requirements to one normalized Series 54/74 load. This is important when the output of the driving circuitry is somewhat limited.


These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up- and down-counting functions. The borrow output produces a pulse equal in width to the count-down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count-up input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs respectively of the succeeding counter.

Power dissipation is typically 325 milliwatts for either the decade or binary version. Maximum input count frequency is typically 32 megahertz and is guaranteed to be 25MHz minimum. All inputs are buffered and represent only one normalized Series 54/74 load. Input clamping diodes are provided to minimize transmission-line effects and thereby simplify system design.

PIN CONFIGURATIONS



LOGIC DIAGRAM




SIGNETICS DIGITAL 54/74 TTL SERIES - S54193 • N74193

BINARY COUNTER (typical clear, load, and count sequences)

Illustrated below is the following sequence:

- 1. Clear outputs to zero.
- 2. Load (preset) to BCD seven.
- 3. Count up to eight, nine, carry, zero, one, and two.
- 4. Count down to one, zero, borrow, nine, eight, and seven.



NOTES:

- A. Clear overrides load, data, and count inputs.
- B. When counting up, count-down input must be high; when counting down, count-up input must be high.

RECOMMENDED OPERATING CONDITIONS

		\$54193			N74193		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply Voltage V _{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N			10			10	
Input Count Frequency, fcount	0		25*	0		25*	MHz
Width of Any Input Pulse, t _w	20*			20*			ns
Data Setup Time, t _{setup} (See Note 2)	20*			20*			ns
Data Hold Time, thold (See Note 3)	0			0			ns
Operating Free-Air Temperature Range, TA	-55	25	125	0	25	70	°c

NOTES:

- 1. Voltage values are with respect to network ground terminal.
- 2. Setup time is the interval immediately preceding the positive-going edge of the load pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.
- 3. Hold time is the interval immediately following the positive-going edge of the load pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
\$54193 V _{IH} V _{IL}	High-level input voltage Low-level input voltage			2		0.8	V
V _{ОН}	High-level output voltage	$V_{CC} = MIN,$ $V_{IL} = 0.8V,$ $V_{CC} = MIN,$	I _{OH} = -400μA	2.4		0.4	
V _{OL}	Low-level output voltage High-level input current	$V_{IL} = 0.8V,$ $V_{CC} = MAX,$ $V_{CC} = MAX,$				40	μ, m,e
IIL	Low-level input current	V _{CC} = MAX,				-1.6	m
los	Short-circuit output current [†]	V _{CC} = MAX		-20		-65	m
^I CC	Supply current	V _{CC} = MAX			65	89	m/
N74193							
v _{IH}	High-level input voltage	-)(-		2			\
VIL	Low-level input voltage					0.8	,
v _{он}	High-level output voltage	'-	$I_{OH} = -400\mu A$	2.4			`
v _{OL}	Low-level output voltage	$V_{CC} = MIN,$ $V_{IL} = 0.8V,$				0.4	\
^I IH	High-level input current	$V_{CC} = MAX,$ $V_{CC} = MAX,$				40 1	μ, m.
I _{IL}	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4V			-1.6	m/
los	Short-circuit output current [†]	V _{CC} = MAX		-18		-65	m/
¹ cc	Supply current	V _{CC} = MAX			65	102	m/

[•] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

^{*}These conditions are recommended for use at V_{CC} = 5V, T_A = 25°C.

^{**} All typical values are at V_{CC} = 5V, T_A = 25°C.

[†] Not more than one output should be shorted at a time.


SIGNETICS DIGITAL 54/74 TTL SERIES - S54193 ● N74193

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_A = 25°C, N = 10 (See Note)

	PARAMETER	TES	ST CONDITIONS	MIN	TYP	MAX	UNIT
f	Maximum input count			25	32		MHz
^f max	frequency						
t _{setup}	Minimum input setup time				14	20	ns
	Propagation delay time, low-						
^t PLH ^t PHL	to-high-level carry output				17	26	ns
	from count-up input						
	Propagation delay time, high-						
	to-low-level carry output				16	24	ns
	from count-up input						
	Propagation delay time, low-						1
	to-high-level borrow output	$C_L = 15pF$,	$R_L = 400\Omega$		16	24	ns
	from count-down input						
	Propagation delay time, high-						
t _{PHL}	to-low-level borrow output				16	24	ns
	from count-down input						
^t PLH	Propagation delay time, low-						
	to-high-level Q output from				25	38	ns
	either count input						
^t PHL	Propagation delay time, high-						
	to-low-level Q output from				31	47	ns
	either count input						
^t PLH L	OAD				27	40	
tPLH L	OAD				29	40	
tPHL C					22	25	

^{*} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

CASCADING



Circuitry is provided internally for cascading these counters. The mode of cascading shown is ripple borrow/carry. No external components are required.

^{**} All typical values are at V_{CC} = 5V, T_A = 25°C.

† Not more than one output should be shorted at a time.