4-BIT PARALLEL-ACCESS SHIFT REGISTER 554195-B,F,W • N74195-B,F

PIN CONFIGURATIONS

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, and a direct overriding clear.

÷.

The registers have two modes of operation:

Parallel (Broadside) Load

Shift (In direction Q_A toward Q_D) Parallel loading is accomplished by applying the 4 bits of data and taking the shift/load control input low. The data are loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is

inhibited. Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode are entered at the J-K inputs. These inputs permit the first stage to perform as a J-K, D-, or T-type flip-flop as shown in the truth table.

These shift registers are fully compatible with most other TTL and DTL families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, including the clock input. Maximum input clock frequency is typically 39 megahertz and power dissipation is typically 195 milliwatts. The S54195 is characterized for operation over the full military temperature range of -55° C to 125° C; the N74195 is characterized for operation from 0°C to 70°C.

TRUTH TABLE

Input	s at t _n	ł	Outputs at t _{n+1}				
J	ΚE	٥ _A	٥ _B	٥ _C	٥ _D	āD	
L	н	Q _{An}	Q _{An}	0 _{Bn}	Q _{Cn}	ā _{Cn}	
L	L	Ľ	QAn	QBn	QCn	QCn	
н	н	н	0 _{An}	QBn	QCn	Q Cn	
н	L	QAn	QAn	QBn	0 _{Cn}	Q _{Cn}	

D CLOCK LOAD
1 10 9
, n u u
D CLOCK
HIFT/LOAD

H = High Level, L = Low Level NOTES A. $t_n = bit time before clock pulse$ 8. t_{n+1} = bit time after clock pulse C. $Q_{An} = \text{state of } Q_A \text{ at } t_n$

LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

		S54195		N74195				
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply Voltage V _{CC} Normalized Fan-Out from each Output, N: High logic level		4.5	5	5.5	4.75	5	5.25	V
				20			20	
	Low logic level			10			10	
Input Clock Frequency, fclock		0		30	0		30	MHz
Width of Clock Input	Width of Clock Input Pulse, tw(clock)				16			ns
Width of Clear Input F	Width of Clear Input Pulse, tw(clear)				12			ns
Setup Time, t _{setup} :	Shift/load	25			25			
setup	Serial and parallel data	15			15			ns
	Clear inactive-state	25			25			
Shift/Load Release Ti	Shift/Load Release Time, t _{release}			10			10	ns
Serial and Parallel Dat	Serial and Parallel Data Hold Time, thold				0			ns
	Operating Free-Air Temperature, T _A			125	0		70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS *			MIN	TYP**	МАХ	UNIT
V _{IH}	High-level input voltage				2			v
VIL	Low-level input voltage						0.8	l v
η. Γ	Input clamp voltage	V _{CC} = MIN,	I _I = -12mA				-1.5	v
v _{он}	High-level output voltage	V _{CC} = MIN, V _{IL} = 0.8V,	V _{IH} = 2V, 1 _{OH} = -800µA		2.4			v
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _{IL} = 0.8V,	V _{IH} = 2V, I _{OL} = 16mA				0.4	v
I ₁	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 5.5V				1	mA
Чн	High-level input current	V _{CC} = MAX,	V ₁ = 2.4V				40	μΑ
J _{IL}	Low-level input current	$V_{CC} = MAX,$	V ₁ = 0.4V				-1.6	mA
los	Short-circuit output current [†]	V _{CC} = MAX	·	S54195 N74195	-20 -18		-57 -57	mA
'cc	Supply current	V _{CC} = MAX,	See Note			39	63	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^{\circ}C$, N = 10

PARAMETER		TEST CONDITIONS		MIN	түр	MAX	UNIT
f _{max}	Maximum input clock frequency Propagation delay time, high-to-			30	39		MHz
^t PHL	low-level output from clear				19	30	ns
^t ₽LH	Propagation delay time, low-to- high-level output from clock	C _L = 15pF,	R _L = 400Ω	6	14	22	ns
^t PHL	Propagation delay time, high-to- low-level output from clock			7	17	26	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$. † Not more than one output should be shorted at a time.

With all outputs open, shift/load grounded, and 4.5V applied to the J,K, and data inputs, I_{CC} is measured by applying a momentary ground, followed by 4.5V, to clock. ΝΟΤΕ