S54198-N,F,Q • N74198-F,N

## DIGITAL 54/74 TTL SERIES

#### **DESCRIPTION**

These 8-bit shift registers are compatible with most other TTL, DTL, and MSI logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and input clamping diodes minimize switching transients to simplify system design. Maximum input clock frequency is typically 35 megahertz and power dissipation is typically 360 mW.

All Series 54 devices are characterized for operation over the full military temperature range of -55°C to 125°C. Series 74 devices are characterized for operation from 0°C to 70°C.

The bidirectional registers are designed to incorporate virtually all of the features a system designer may want in a shift register. These circuits contain 87 equivalent gates and feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operatingmode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (Broadside) Load Shift Right (In the direction  $Q_A$  toward  $Q_H$ ) Shift Left (In the direction QH toward QA) Inhibit Clock (Do nothing)


Synchronous parallel loading is accomplished by applying the 8 bits of data and taking both mode control inputs,  $S_0$  and  $S_1$ , high. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when So is high and So is low. Serial data for this mode is entered at the shift-right data input. When  $\mathbf{S}_0$  is low and  $\mathbf{S}_1$  is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls should be changed only while the clock input is high.

Average power dissipation per gate is typically 4.15 mW.


### PIN CONFIGURATIONS



### TRUTH TABLE

	OPERATION OF	MODE CONTROL
INP	UTS	MODE
s <sub>1</sub>	s <sub>o</sub>	WIODE
L	L	INHIBIT CLOCK
н	L	SHIFT LEFT
L	н	SHIFT RIGHT
н	н	PARALLEL LOAD
		L

#### LOGIC DIAGRAM



# SIGNETICS DIGITAL 54/74 TTL SERIES — S54198 ● N74198

### RECOMMENDED OPERATING CONDITIONS

	S54198		N74198				
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply Voltage V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	٧
Normalized Fan-Out from each Output, N: High logic level			20			20	
Low logic level			10			10	
Input Count Frequency, f <sub>count</sub>	0		25	0		25	MHz
Width of Clock or Clear Pulse, t <sub>w</sub>	20			20			ns
Mode-Control Setup Time, t <sub>setup</sub>	30			30			ns
Data Setup Time, t <sub>setup</sub>	20			20			ns
Hold Time at any Input, thold	0			0			ns
Operating Free-Air Temperature, T <sub>A</sub>	-55	25	125	0	25	70	°C

### ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CON	IDITIONS*	S54198		N74198			UNIT	
				MIN	TYP*	MAX	MIN	TYP*	MAX	Olviii
V <sub>IH</sub>	High-level input voltage			2			2			V
$V_{IL}$	Low-level input voltage					0.8			8.0	V
$\vee_{\mathbf{i}}$	Input clamp voltage	V <sub>CC</sub> = MAX,	I <sub>I</sub> = -12mA			-1.5			-1.5	٧
v <sub>OH</sub>	High-level output voltage	$V_{CC} = MIN,$ $V_{IL} = 0.8V,$		2.4			2.4			v
V <sub>OL</sub>	Low-level output voltage	$V_{CC} = MIN,$ $V_{IL} = 0.8V,$				0.4			0.4	٧
ij	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5V			1			1	mA
$I_{IH}$	High-level input current	V <sub>CC</sub> = MAX,	$V_1 = 2.4V$			40			40	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX,	$V_1 = 0.4V$			-1.6			-1.6	mA
1 <sub>OS</sub>	Short-circuit output current <sup>†</sup>	V <sub>CC</sub> = MAX		-20	P	-57	-18		-57	mA
<sup>I</sup> cc	Supply current	V <sub>CC</sub> = MAX,	Table Below	1	72	104		72	116	mA

## SWITCHING CHARACTERISTICS, $V_{CC} = 5V$ , $T_A = 25^{\circ}C$ , N = 10

	PARAMETER	TEST CONDITIONS		MIN	TYP	мах	UNIT	
fmax	Maximum input count frequency			25	35		MHz	
<sup>t</sup> PHL	Propagation delay time, high-to- low-level output from clear	C - 1505	R <sub>1</sub> = 400Ω		23	35	ns	
<sup>t</sup> PHL	Propagation delay time, high-to- low-level output from clock	C <sub>L</sub> = 15pF,	N 40032	8	20	30	ns	
<sup>t</sup> PLH	Propagation delay time, low-to- high-level output from clock			8	17	26	ns	

<sup>\*</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

# TEST CONDITIONS FOR I<sub>CC</sub> (all outputs are open)

TYPE	APPLY 4.5V	FIRST GROUND, THEN APPLY 4.5V	GROUND
S54198, N74198	Serial input, S <sub>0</sub> , S <sub>1</sub>	Clock	Clear, Inputs A thru H

<sup>\*\*</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

† Not more than one output should be shorted at a time.