

### DUAL J-K EDGE-TRIGGERED FLIP-FLOPS S54S113

## \$54\$113-A,F,W + \$54\$114-A,F,W + N74\$113-A,F+ N74\$114-A,F

PIN CONFIGURATIONS

# N74S113

S54S114

DIGITAL 54/74 TTL SERIES N74S114

### PIN CONFIGURATIONS



#### DESCRIPTION

The S54S113 and N74S113 offer individual J, K, preset, and clock inputs. The S54S114 and N74S114 offer common clock and common clear inputs and individual J, K, and preset inputs.

These monolithic dual flip-flops are designed so that when the clock goes high, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is high and the bistable will perform according to the truth table as long as minimum setup times are observed. Input data are transferred to the outputs on the negative-going edge of the clock pulse.

## LOGIC DIAGRAM (each flip-flop)



# TRUTH TABLE



8 10 å

## **RECOMMENDED OPERATING CONDITIONS**

	\$54\$113, \$54\$114			N74S113, N74S114			
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage V <sub>CC</sub>	4.5	5	5.5	. 4.75	5	5.25	- v
Normalized Fan-Out from each Output, N: High logic level		1	20			20	
Low logic level			10			10	
Input Clock Frequency, fclock	0		80	0		80	MHz
Width of Clock Pulse, tw(clock)	6			6			ns
Width of Preset Pulse, tw(preset)	8			8			ns
Width of Clear Pulse, tw(clear): \$54\$114, N74\$114	8			8			ns
Input Setup Time, tsetup	3			3			ns
Input Hold Time, thold	0			0			ns
Operating Free-Air Temperature, $T_{\Delta}$	-55		125	0	1	70	°C

#### ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*		S54S113 N74S113		S54S114 N74S114				
				MIN TYP**		** MAX	MIN	ТҮР**	MAX	
v <sub>IH</sub>	High-level input voltage			2			2			v
VIL	Low-level input voltage					0.8			0.8	v
V <sub>1</sub>	Input clamp voltage	V <sub>CC</sub> = MIN,	l <sub>I</sub> ≂ –18mA			-1.2			-1.2	v
v <sub>он</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2V,	Series 54S	2.5	3.4		2.5	3.4		
•он		V <sub>IL</sub> = 0.8V, I <sub>OH</sub> = -1mA	Series 74S	2.7	3.4		2.7	3.4		
V <sub>OL</sub>	Low-level output voltage	$V_{CC} = MIN,$ $V_{IL} = 0.8V,$	V <sub>IH</sub> = 2V, I <sub>OL</sub> = 20mA			0.5	l		0.5	- V
ι <sub>ι</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,				1			1	mA
			Jor Kinput			50			50	
l <sub>IH</sub> High-lev	High-level input current	V <sub>CC</sub> = MAX,	Clock			100			200	μA
		V <sub>I</sub> = 2.7∨	Preset			100			100	
			Clear						200	
μ	Low-level input current		J or K input			-1.6			-1.6	mA
		V <sub>CC</sub> = MAX,	Clock			-4	1		-8	
		V <sub>1</sub> = 0.5V	Preset			-7			-7	
			Clear						-14	
IOS	Short circuit output current <sup>†</sup>	V <sub>CC</sub> = MAX		-40		-100	-40		-100	mA
'cc	Supply current	$V_{CC} = MAX,$	See Note 1		30	50	1	30	50	mA

# SWITCHING CHARACTERISTICS, V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, N = 10

PARAMETER		TEST CONDITIONS			ТҮР	MAX	UNIT
f <sub>max</sub>	Maximum clock frequency Propagation delay time, low-to-			80	125		MHz
<sup>t</sup> PLH	high-level output, from clear or preset			2	4	7	ns
<sup>t</sup> PHL	Propagation delay time, high- to-low-level output, from clear or preset	C <sub>L</sub> = 15pF, R <sub>L</sub> = 280	Ω <b>NOTE 2</b>	2	5	7	n
<sup>t</sup> PLH	Propagation delay time, low-to- high-level output, from clock			2	4	7	n
<sup>t</sup> PHL	Propagation delay time, high-to- low-level output, from clock			2	5	7	n

\* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. See Figures 64 through 69 of the Series 54H/74H section for test circuits.

\*\* All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ . † Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

NOTE 1: I<sub>CC</sub> is measured with outputs open, clock grounded, and J, K, preset, and clear at 4.5V.

2. Load circuit and waveforms are shown on page 2-293