

# J-K MASTER-SLAVE FLIP-FLOP

**S5472  
N7472**

S5472-A,F,W • N7472-A,F

DIGITAL 54/74 TTL SERIES

## DESCRIPTION

These J-K flip-flops are based on the master-slave principle and each has AND gate inputs for entry into the master section which are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:


1. Isolate slave from master
2. Enter information from AND gate inputs to master
3. Disable AND gate inputs
4. Transfer information from master to slave.

## TRUTH TABLE

### LOGIC

$t_n$		$t_{n+1}$
J	K	Q
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\bar{Q}_n$


## PIN CONFIGURATIONS




## NOTES:

1.  $J = J_1 \cdot J_2 \cdot J_3$
2.  $K = K_1 \cdot K_2 \cdot K_3$
3.  $t_n$  = Bit time before clock pulse.
4.  $t_{n+1}$  = Bit time after clock pulse.
5. NC = No Internal Connection.

## CLOCK WAVEFORM



## SCHEMATIC DIAGRAM



# SIGNETICS DIGITAL 54/74 TTL SERIES - S5472 • N7472

## RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply Voltage $V_{CC}$ :	S5472 Circuits N7472 Circuits	4.5 4.75	5 5	5.5 5.25	V V
Operating Free-Air Temperature Range, $T_A$ :	S5472 Circuits N7472 Circuits	-55 0	25 25	125 70 10	°C °C
Normalized Fan-Out From each Output, N					
Width of Clock Pulse, $t_p(\text{clock})$		20			ns
Width of Preset Pulse, $t_p(\text{preset})$		25			ns
Width of Clear Pulse, $t_p(\text{clear})$		25			ns
Input Setup Time, $t_{\text{setup}}$		$\geq t_p(\text{clock})$			
Input Hold Time, $t_{\text{hold}}$		0			

## ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{in(1)}$	$V_{CC} = \text{MIN}$		2		V
$V_{in(0)}$	$V_{CC} = \text{MIN}$			0.8	V
$V_{out(1)}$	$V_{CC} = \text{MIN}$ , $I_{load} = -400\mu\text{A}$				V
$V_{out(0)}$	$V_{CC} = \text{MIN}$ , $I_{sink} = 16\text{mA}$	2.4	3.5	0.22	V
$I_{in(0)}$	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$	$V_{CC} = \text{MAX}$ , $V_{in} = 0.4\text{V}$			-3.2	mA
$I_{in(1)}$	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$ , $V_{in} = 5.5\text{V}$			40 1	$\mu\text{A}$ mA
$I_{in(1)}$	$V_{CC} = \text{MAX}$ , $V_{in} = 2.4\text{V}$ $V_{CC} = \text{MAX}$ , $V_{in} = 5.5\text{V}$			80 1	$\mu\text{A}$ mA
$I_{OS}$	$V_{CC} = \text{MAX}$ , $V_{in} = 0$	S5472 N7472	-20 -18	-57 -57	mA
$I_{CC}$	$V_{CC} = \text{MAX}$ , $V_{in} = 5\text{V}$		10	20	mA

## SWITCHING CHARACTERISTICS, $V_{CC} = 5\text{V}$ , $T_A = 25^\circ\text{C}$ , $N = 10$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{clock}}$	$C_L = 15\text{pF}$ , $R_L = 400\Omega$		15	20	MHz
$t_{pd1}$	$C_L = 15\text{pF}$ , $R_L = 400\Omega$			16	25
$t_{pd0}$	$C_L = 15\text{pF}$ , $R_L = 400\Omega$			25	40
$t_{pd1}$	$C_L = 15\text{pF}$ , $R_L = 400\Omega$		10	16	ns
$t_{pd0}$	$C_L = 15\text{pF}$ , $R_L = 400\Omega$		10	25	ns

\* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

\*\* All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

† Not more than one output should be shorted at a time.