QUADRUPLE BISTABLE LATCH | \$5475

N7475

S5475-B ● N7475-B

DIGITAL 54/74 TTL SERIES

DESCRIPTION

The S5475B/N7475B is a monolithic, quadruple, bistable latch with complementary Q and Q outputs. Information present at a data (D) input is transferred to the Q output when the clock is high, and the Q output will follow the data input as long as the clock remains high. When the clock goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the clock is permitted to go high.

This latch is ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units.


TRUTH TABLE

LOGIC	:						
(Each Latch)							
t _n	t _{n+1}						
D	Q	ā					
1	1	0					
0	0	1					


NOTES:

- 1. t_n = bit time before clock pulse.
- 2. t_{n+1} = bit time after clock pulse
- 3. These voltages are with respect to network ground terminal.

PIN CONFIGURATIONS



SCHEMATIC (each latch)



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V _{CC} (See Note 3): S5475 Circuits	4.5	5	5.5	>
N7475 Circuits	4.75	5	5.25	V
Normalized Fan-Out from Outputs			10	
Operating Free-Air Temperature Range, T _A : S5475 Circuits	-55	25	125	°C
N7475 Circuits	0	25	70	°C

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		٦	TEST CONDITIONS*		TYP**	MAX	UNIT
V _{in(1)}	Input voltage required to ensure logical 1 level at any input terminal	V _{CC} = MIN		2			٧
V _{in(0)}	Input voltage required to ensure logical 0 level at any input terminal	V _{CC} = MIN				8.0	V
$V_{out(1)}$	Logical 1 output voltage	V _{CC} = MIN,	$I_{load} = -400\mu A$	2.4			V
$V_{out(0)}$	Logical 0 output voltage	V _{CC} = MIN,	Isink = 16mA			0.4	V

SIGNETICS DIGITAL 54/74 TTL SERIES - S5475 ● N7475

ELECTRICAL CHARACTERISTICS (Cont'd)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
lin(0)	Logical 0 level input current at D	V _{CC} = MAX,	V _{in} = 0.4V			-3.2	mA
lin(0)	Logical 0 level input current at clock	V _{CC} = MAX,				-6.4	mA
lin(1)	Logical 1 level input current at D	$V_{CC} = MAX,$ $V_{CC} = MAX,$	V _{in} = 2.4V V _{in} = 5.5V			80 1	μA mA
^l in(1)	Logical 1 level input current at clock	V _{CC} = MAX V _{CC} = MAX	V _{in} = 2.4V V _{in} = 5.5V			160 1	μA mA
los	Short circuit output current [†]	$V_{CC} = MAX,$ $V_{out} = 0$	S5475 N7475	-20 -18		-75 -75	mA mA
Icc	Supply current	V _{CC} = MAX,	S5475 N7475		32 32	46 53	mA mA

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_A = 25°C, N = 10

	PARAMETER	Т	EST CONDITIONS	MIN	TYP	MAX	UN
^t setup1	Minimum logical 1 level input setup time at D input	C _L = 15pF,	R _L = 400Ω		7	20	n
t _{setup} 0	Minimum logical 0 level input setup time at D input	C _L = 15pF,	R _L = 400Ω		14	20	n
^t hold1	Maximum logical 1 level input hold time required at D input	CL = 15pF,	R _L ≈ 400Ω	0	15¶		n
^t hold0	Maximum logical 0 level input hold time required at D input	CL = 15pF,	R _L = 400Ω	0	6¶		n
^t pd1(D-Q)	Propagation delay time to logical 1 level from D input to Q output	C _L = 15pF,	$R_L = 400\Omega$		16	30	n
^t pd0(D-Q)	Propagation delay time to logical 0 level from D input to Q output	CL = 15pF,	R _L = 400Ω		14	25	n
^t pd1(D-Q)	Propagation delay time to logical 1 level from D input to \overline{Q} output	C _L = 15pF,	R _L = 400Ω		24	40	n
^t pd0(D-Q)	Propagation delay time to logical 0 level from D input to $\overline{\Omega}$ output	C _L = 15pF,	R _L = 400Ω		7	15	n
^t pd1(C-Q)	Propagation delay time to logical 1 level from clock input to Q output	C _L = 15pF,	$R_L = 400\Omega$		16	30	n
^t pd0(C-Q)	Propagation delay time to logical 0 level from clock input to Q output	C _L = 15pF,	$R_L = 400\Omega$		7	15	n
^t pd1(C-Q)	Propagation delay time to logical 1 level from clock input to $\overline{\Omega}$ output	C _L = 15pF,	$R_L = 400\Omega$		16	30	n
^t pd0(C-Q)	Propagation delay time to logical 0 level from clock input to $\overline{\mathbf{Q}}$ output	C _L = 15pF,	$R_L = 400\Omega$		7	15	n

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
 ** All typical values are at V_{CC}= 5V, T_A = 25°C.
 † Not more than one output should be shorted at a time.

These typical times indicate that period occurring prior to the fall of clock pulse (to) below 1.5V when data at the D input will still be recognized and stored.