# DIVIDE-BY-TWELVE COUNTER | \$5492 (DIVIDE-BY-TWO AND DIVIDE-BY-SIX)

S5492-A,F,W • N7492-A,F

# DIGITAL 54/74 TTL SERIES


#### DESCRIPTION

The S5492/N7492 is a high-speed monolithic 4-bit binary counter consisting of four master-slave flip-flops which are internally interconnected to provide a divide-by-two counter and a divide-by-six counter. A gated direct reset line is provided which inhibits the count inputs and simultaneously returns the four flip-flops outputs to a logical 0. As the output from flip-flop A is not internally connected to the succeeding flip-flops the counter may be operated in two independent modes:

- 1. When used as a divide-by-twelve counter, output A must be externally connected to input BC. The input count pulses are applied to input A. Simultaneous division of 2, 6, and 12 are performed at the A, C, and D outputs as shown in the truth table.
- 2. When used as a divide-by-six counter, the input count pulses are applied to input BC. Simultaneously, frequency division of 3 and 6 are available at the C and D outputs. Independent use of flip-flop A is available if the reset function coincides with reset of the divide-by-six counter.

The S5492/N7492 is completely compatible with Series 54 and Series 74 logic families. Average power dissipation is 155mW.

# PIN CONFIGURATIONS



## TRUTH TABLE (See Notes 1 and 2)


	OUTPUT				
COUNT	۵	С	В	Α	
0	0	0	0	0	
1	0	0	0	1	
2	0	0	1	0	
3	0	0	1	1	
4	0	1	0	0	
5	0	1	0	1	

	OUTPUT					
COUNT	۵	С	В	Α		
6	1	0	0	0		
7	1	0	0	1		
8	1	0	1	0		
9	1	0	1	1		
10	1	1	0	0		
11	1	1	0	1		

#### NOTES:

- 1. Output A connected to input B.
- 2. To reset all outputs to logical 0, both  $R_{0(1)}$  and  $R_{0(2)}$  inputs must be at logical 1.

#### SCHEMATIC DIAGRAM



## RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V <sub>CC</sub> : S5492 Circuits	4.5	5	5.5	V
N7492 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, T <sub>A</sub> : S5492 Circuits	-55	25	125	°c
N7492 Circuits	0	25	70	°c
Normalized Fan-Out from each Output, N	ì		10	1
Width of Input Count Pulse, tp(in)	50			ns
Width of Reset Pulse, tp(reset)	50			ns

## ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	Τι	EST CONDITIONS *		MIN	TYP**	MAX	UNI
V <sub>in(1)</sub>	Input voltage required to ensure logical 1 at any input terminal	V <sub>CC</sub> = MIN			2			Y
V <sub>in(0)</sub>	Input voltage required to ensure logical 0 at any input terminal	V <sub>CC</sub> = MIN					8.0	\ \
V <sub>out(1)</sub>	Logical 1 output voltage	V <sub>CC</sub> = MIN,	I <sub>load</sub> = -400μA		2.4			\ <b>v</b>
V <sub>out</sub> (0)	Logical 0 output voltage	V <sub>CC</sub> = MIN,	I <sub>sink</sub> = 16mA				0.4	٧
lin(1)	Logical 1 level input current at R <sub>O(1)</sub> or R <sub>O(2)</sub> inputs	V <sub>CC</sub> = MAX, V <sub>CC</sub> = MAX,	V <sub>in</sub> = 2.4V V <sub>in</sub> = 5.5V				<b>40</b> 1	μA mA
lin(1)	Logical 1 level input current at input A	V <sub>CC</sub> = MAX, V <sub>CC</sub> = MAX,	V <sub>in</sub> = 2.4V V <sub>in</sub> = 5.5V				80 1	μA mA
lin(1)	Logical 1 level input current at input BC	V <sub>CC</sub> = MAX, V <sub>CC</sub> = MAX,	V <sub>in</sub> = 2,4V V <sub>in</sub> = 5.5V				160 1	μA mA
lin(0)	Logical 0 level input current at R <sub>O(1)</sub> or R <sub>O(2)</sub> inputs	V <sub>CC</sub> = MAX,	V <sub>in</sub> = 0.4V				-1.6	mA
lin(0)	Logical 0 level input current input A	V <sub>CC</sub> = MAX,	V <sub>in</sub> = 0.4V				-3.2	mA
<sup>1</sup> in(0)	Logical O'level input current at input BC	V <sub>CC</sub> - MAX,	V <sub>in</sub> = 0.4V				-6.4	m.A
los	Short circuit output current †	V <sub>CC</sub> = MAX,	V <sub>out</sub> = 0	S5492 N7492	-20 -18		-57 -57	m/ m/
¹cc	Supply current	V <sub>CC</sub> = MAX,	V <sub>in</sub> = 4.5V	S5492 N7492	]	31 31	44 51	m/

# SWITCHING CHARACTERISTICS, VCC = 5V, TA = 25°C, N = 10

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
i <sub>max</sub>	Maximum frequency of input count pulses	C <sub>L</sub> = 15pF,	R <sub>L</sub> = 400Ω	10	18		MHz
<sup>t</sup> pd1	Propagation delay time to logical 1 level from input count pulse to output D	C <sub>L</sub> = 15pF,	R <sub>L</sub> <b>- 400</b> Ω		60	100	ns
t <sub>pd0</sub>	Propagation delay time to logical 0 level from input count pulse to output D	C <sub>L</sub> = 15pF,	R <b>L = 4</b> 00Ω		60	100	ns

<sup>\*</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

All typical values are at V<sub>CC</sub><sup>-</sup> 5V, T<sub>A</sub> = 25°C.
Not more than one output should be shorted at a time.