

4-BIT RIGHT-SHIFT | \$5495 LEFT-SHIFT REGISTER | N.7405

\$5495-A,F • N7495-A,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION


The 54/7495 is a monolithic universal 4-Bit Shift Register designed with standard TTL techniques. The circuit layout consists of 4 R-S master-slave flip-flops, 4 AND-OR-INVERT gates, and 6 inverters configured to form a versatile register which will perform right-shift, left-shift, or parallel-in, parallel-out operations depending on the logical input level to the mode control.

Right-shift operations are performed when a logical 0 level is applied to the mode control. Serial data is entered at the serial input Ds and shifted one position right on each clock 1 pulse. In this mode, clock 2 and parallel inputs DA thru DD are inhibited.


Parallel-in, parallel-out operations are performed when a logical 1 level is applied to the mode control. Parallel data is entered at parallel inputs DA thru DD and is transferred to the data outputs Ao thru Do on each clock 2 pulse. In this mode, shift-left operations may be implemented by externally tying the output of each flipflop to the parallel input of the previous flip-flop (Do to Do and etc.), with serial data entry at input Dn.

Information must be present at the R-S inputs prior to clocking and transfer of data occurs on the falling edge of the clock pulse.

PIN CONFIGURATIONS



LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply Voltage V _{CC}	S5495 Circuits	4.5	5	5.5	V
5 66	N7495 Circuits	4.75	5	5.25	V
Normalized Fan-Out From Each Output				10	
Width of Clock Pulse tp(clock)	S5495 Circuits	20	10	ļ	ns
p(close)	N7495 Circuits	15	10	1	ns
Setup Time Required at Serial, A, B, C, or D Inputs t _{setup}		10	10	1	ns
Hold Time Required at Serial, A, B, C, or D Inputs thold		0	10	ľ	ns
Logical O Level Setup Time Required at				1	
(With Respect to Clock 1 inputs)		15		1	ns
Logical 1 level Setup Time Required at N (With Respect to Clock 2 input)	lode Control	15			ns
Logical O Level Setup Time Required at (With Respect to Clock 2 input)	Mode Control	5			ns
Logical 1 Level Setup Time Required at (With Respect to Clock 1 input)	Mode Control	6			ns

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
V _{in(1)}	Input voltage required to ensure logical 1 at any input terminal	V _{CC} = MIN	2			v
Vin(0)	Input voltage required to ensure logical 0 at any input terminal	V _{CC} = MIN			8.0	_
V _{out(1)}	Logical 1 output voltage	V _{CC} = MIN, I _{load} = -800μA	2.4			\ \
V _{out} (0)	Logical 0 output voltage Logical 0 level input current	V _{CC} = MIN, I _{sink} = 16mA			0.4	\
l _{in(0)}	at any input except mode control	V _{CC} = MAX, V _{in} = 0.4V			-1.6	m/
in(0)	Logical O level input current at mode control	V _{CC} = MAX, V _{in} = 0.4V			-3.2	m/
in(1)	Logical 1 level input current at any input except mode control	V _{CC} = MAX, V _{in} = 2.4V V _{CC} = MAX, V _{in} = 5.5V			40 1	μ.A m.A
in(1)	Logical 1 level input current	V _{CC} = MAX, V _{in} = 2.4V			80	μΑ
,	at mode control	V _{CC} = MAX, V _{in} = 5.5V			1	m#
os	Short-circuit output current†	V _{CC} = MAX	-18		-57	m/
cc	Supply current	V _{CC} = MAX N7495	39	50	63	m/

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_A = 25°C, N = 10

	PARAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}	Maximum shift frequency	C _L = 15pF,	R _L = 400Ω	25	36		MHz
	Propagation delay time to						
t _{pd1}	logical 1 level from clock 1	C _L = 15pF,	R _L = 400Ω		18	27	ns
•	or clock 2 to outputs						
	Propagation delay time to						
t _{pd0}	logical 0 level from clock 1	C _L = 15pF,	R _L = 400 Ω		21	32	ns
	or clock 2 to outputs			\$			

^{*}For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable

^{**}All typical values are at V_{CC} = 5V, T_A = 25°C.

†Not more than one output should be shorted at a time.