

DUAL J-K EDGE-TRIGGERED FLIP-FLOP | \$54H103

N74H103


\$54H103-A.F.W • N74H103-A.F.

DIGITAL 54/74 TTL SERIES


DESCRIPTION

These dual monolithic J-K flip-flops are negative-edge-triggered. They feature individual J, K, clock, and asynchronous clear inputs to each flip-flop. When the clock goes high, the inputs are enabled and data will be accepted. Logical state of J and K inputs may be allowed to change when the clock pulse is in a high state and bistable-will perform according to the truth table as long as minimum setup times are observed. Input data are transferred to the outputs on the negative edge of the clock pulse.


TRUTH TABLE




CLOCK WAVEFORM



PIN CONFIGURATIONS



LOGIC DIAGRAM (each flip-flop)



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V _{CC} : S54H103 Circuits N74H103 Circuits	4.5	5	5.5	· ·
	4.75	5	5.25	°Č
Operating Free-Air Temperature Range, TA: S54H103 Circuits	-55	25	125	
N74H103 Circuits	0	25	70	°c
Normalized Fan-Out from each Output, N			10	
Width of Clock Pulse, to (clock)	10	İ		ns
Width of Clock Pulse, t _p (clock) Width of Clear Pulse, t _p (clear) Input Setup Time, t _{setup} , Logical 1	16		1	ns
Input Setup Time, taken Logical 1	10	l		ns
Logical 0	13	l	l i	ns
	l ō		l i	ns
Input Hold Time, t _{hold} Clock Pulse Transition Time, t ₀	"	l	150	
Clock Fulse Transition Time, to	1	l	150	ns

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	т	EST CONDITIONS *	MIN	TYP [†]	MAX	UNIT
V _{in(1)}	Input voltage required to ensure logical 1 at any input terminal			2			V
v _{in(0)}	Input voltage required to ensure logical 0 at any input terminal					8.0	•
V _{out(1)}	Logical 1 output voltage	V _{CC} = MIN,	I _{load} = -500µA	2.4	3.2		V
V _{out(0)}	Logical 0 output voltage	VCC = MIN,			0.25	0.4	v
l _{in(0)}	Logical 0 level input current at	V _{CC} = MAX,	V _{in} = 0.4V		-1	-2	mA
^l in(0)	Logical 0 level input current at clock	V _{CC} - MAX,	v _{in} = 0.4V		-3	-4.8	m/
l _{in(1)}	Logical 1 level input current at J or K	V _{CC} = MAX, V _{CC} = MAX,				50 1	μA mA
(in(1)	Logical 1 level input current at clock	V _{CC} = MAX, V _{CC} = MAX,		0		-1 1	mA mA
lin(1)	Logical 1 level input current at clear	V _{CC} = MAX, V _{CC} = MAX,	v _{in} = 2.4V			100 1	μA mA
os	Short-circuit output current ••	V _{CC} = MAX,	V _{in} = 0	-40		-100	m/
lcc	Supply current	V _{CC} = MAX	***		40	76	m/

SWITCHING CHARACTERISTICS. V_{CC} = 5V, T_A = 25°C, N = 10

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
f _{clock}	Maximum input clock frequency	C _L = 25pF,	R _L = 280Ω	40	50		MHz
^t pd1	Propagation delay time to logical 1 level from clear to output	C _L = 25pF,	$R_L = 280\Omega$		8	12	ns
	Propagation delay time to logical 0	_					
^t pd0	level from clear to output (clock low)	C _L = 25pF,	R _L = 280Ω		23	35	ns
^t pd0	Propagation delay time to logical 0 level from clear to output.	C ₁ = 25pF,	R ₁ = 280Ω		15	20	n
μuo	(clock high)	_	_				
^t pd1	Propagation delay time to logical 1 level from clock to output	C _L = 25pF,	$R_L = 280\Omega$	5	10	15	ns
^t pd0	Propagation delay time to logical 0 level from clock to output	C _L = 25pF,	$R_{L} = 280\Omega$	8	16	20	n

^{*} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable

^{**} Not more than one output should be shorted at a time, and duration of short-circuit test should not exceed one second. † All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.