# DUAL J-K EDGE-TRIGGERED FLIP-FLOP | S54H103

### S54H103-A,F,W • N74H103-A,F

**PIN CONFIGURATIONS** 

# DIGITAL 54/74 TTL SERIES

W PACKAGE

N74H103

#### DESCRIPTION

These dual monolithic J-K flip-flops are negative-edge-triggered. They feature individual J, K, clock, and asynchronous clear inputs to each flip-flop. When the clock goes high, the inputs are enabled and data will be accepted. Logical state of J and K inputs may be allowed to change when the clock pulse is in a high state and bistable-will perform according to the truth table as long as minimum setup times are observed. Input data are transferred to the outputs on the negative edge of the clock pulse.

#### TRUTH TABLE





CLOCK CLEAR K

VCC CLOCK CLEAR

#### CLOCK WAVEFORM



#### LOGIC DIAGRAM (each flip-flop)



#### RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V <sub>CC</sub> : S54H103 Circuits	4.5	5	5.5	V
N74H103 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, $T_{\Delta}$ : S54H103 Circuits	-55	25	125	°C
N74H103 Circuits	0	25	70	°C
Normalized Fan-Out from each Output, N	l		10	
Width of Clock Pulse, t <sub>p</sub> (clock) Width of Clear Pulse, t <sub>p</sub> (clear) Input Setup Time, t <sub>setup</sub> : Logical 1	10			ns
Width of Clear Pulse, tp(clear)	16			ns
Input Setup Time, tecture: Logical 1	10			ns
Logical U	13			ns
Input Hold Time, t <sub>hold</sub> Clock Pulse Transition Time, t <sub>n</sub>	0			ns
Clock Pulse Transition Time, to	l		150	ns
·				

#### ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	т	EST CONDITIONS *	MIN	τγρ†	MAX	UNIT
V <sub>in(1)</sub>	Input voltage required to ensure logical 1 at any input terminal			2			v
V <sub>in(0)</sub>	Input voltage required to ensure logical 0 at any input terminal					0.8	v
V <sub>out(1)</sub>	Logical 1 output voltage	V <sub>CC</sub> = MIN,	$I_{load} = -500 \mu A$	2.4	3.2		v
V <sub>out(0)</sub>	Logical 0 output voltage	V <sub>CC</sub> = MIN,	Isink = 20mA		0.25	0.4	v
<sup>I</sup> in(0)	Logical O level input current at J, K, or clear	V <sub>CC</sub> = MAX,	V <sub>in</sub> = 0.4V		-1	-2	mA
<sup>l</sup> in(0)	Logical O level input current at clock	V <sub>CC</sub> = MAX,	V <sub>in</sub> = 0.4V		-3	-4.8	mA
l <sub>in(1)</sub>	Logical 1 level input current at J or K	V <sub>CC</sub> = MAX, V <sub>CC</sub> = MAX,				50 1	μA mA
l <sub>in(1)</sub>	Logical 1 level input current at clock	V <sub>CC</sub> = MAX, V <sub>CC</sub> = MAX,		0		-1 1	mA mA
l <sub>in(1)</sub>	Logical 1 level input current at clear	V <sub>CC</sub> = MAX, V <sub>CC</sub> = MAX,	V <sub>in</sub> = 2.4V			100 1	μA mA
los	Short-circuit output current ++	V <sub>CC</sub> = MAX,	V <sub>in</sub> = 0	-40		-100	mA
'cc	Supply current	V <sub>CC</sub> = MAX			40	76	mA

## SWITCHING CHARACTERISTICS, $V_{CC}$ = 5V, $T_A$ = 25°C, N = 10

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
f <sub>clock</sub>	Maximum input clock frequency	C <sub>L</sub> = 25pF,	<sup>R</sup> L = 280Ω	40	50		MHz
<sup>t</sup> pd1	Propagation delay time to logical 1 level from clear to output	С <sub>L</sub> = 25рF,	R <sub>L</sub> = 280Ω		8	12	ns
<sup>t</sup> pd0	Propagation delay time to logical 0 level from clear to output (clock low)	C <sub>L</sub> = 25pF,	R <sub>L</sub> = 280Ω		23	35	ns
<sup>t</sup> pd0	Propagation delay time to logical O level from clear to output. (clock high)	С <sub>L</sub> = 25рF,	R <sub>L</sub> = 280Ω		15	20	ns
<sup>t</sup> pd1	Propagation delay time to logical 1 level from clock to output	C <sub>L</sub> = 25pF,	R <sub>L</sub> = 280Ω	5	10	15	ns
<sup>t</sup> pd0	Propagation delay time to logical 0 level from clock to output	С <sub>L</sub> = 25рF,	R <sub>L =</sub> 280Ω	8	16	20	ns

• For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

\*\* Not more than one output should be shorted at a time, and duration of short-circuit test should not exceed one second.

† All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .