

# DUAL J-K EDGE-TRIGGERED FLIP-FLOP

**S54H106  
N74H106**

S54H106-B,F,W • N54H106-B,F

DIGITAL 54/74 TTL SERIES

## DESCRIPTION

These dual monolithic J-K flip-flops are negative edge-triggered. They feature individual J, K, clock, and asynchronous preset and clear inputs to each flip-flop. When the clock goes high, the inputs are enabled and data will be accepted. Logical state of J and K inputs may be allowed to change when the clock pulse is in a high state and bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative edge of the clock pulse.


## TRUTH TABLE

| $t_n$ |   | $t_{n+1}$   |
|-------|---|-------------|
| J     | K | Q           |
| 0     | 0 | $Q_n$       |
| 0     | 1 | 0           |
| 1     | 0 | 1           |
| 1     | 1 | $\bar{Q}_n$ |


### NOTES:

1.  $t_n$  = Bit time before clock pulse.
2.  $t_{n+1}$  = Bit time after clock pulse.


## PIN CONFIGURATION



## CLOCK WAVEFORM




## BLOCK DIAGRAM (each flip-flop)



## SIGNETICS DIGITAL 54/74 TTL SERIES – S54H106 • N74H106

### SCHEMATIC DIAGRAM (each flip-flop)



### RECOMMENDED OPERATING CONDITIONS

|  | MIN         | NOM    | MAX         | UNIT |
|--|-------------|--------|-------------|------|
| Supply Voltage $V_{CC}$ : S54H106 Circuits<br>N74H106 Circuits                     | 4.5<br>4.75 | 5<br>5 | 5.5<br>5.25 | V    |
| Operating Free-Air Temperature Range, $T_A$ : S54H106 Circuits<br>N74H106 Circuits | -55<br>0    | 25     | 125<br>70   | °C   |
| Normalized Fan-Out From Each Output, N   |             |        | 10          |      |
| Width of Clock Pulse, $t_p(\text{clock})$  | 10          |        |             | ns   |
| Width of Preset Pulse, $t_p(\text{preset})$  | 16          |        |             | ns   |
| Width of Clear Pulse, $t_p(\text{clear})$  | 16          |        |             | ns   |
| Input Setup Time, $t_{\text{setup}}$ (See Above): Logical 1<br>Logical 0           | 10<br>13    |        |             | ns   |
| Input Hold Time, $t_{\text{hold}}$   | 0           |        |             | ns   |
| Clock Pulse Transition Time, $t_0$   |             |        | 150         | ns   |

**SINETICS DIGITAL 54/74 TTL SERIES – S54H106 • N74H106**

**ELECTRICAL CHARACTERISTICS** (over recommended operating free-air temperature range unless otherwise noted)

| PARAMETER           | TEST CONDITIONS <sup>†</sup>                                     | MIN   | TYP <sup>§</sup> | MAX  | UNIT |    |
|---------------------|--|---|------------------|------|------|----|
| V <sub>in(1)</sub>  | Input voltage required to ensure logical 1 at any input terminal |   | 2                |      | V    |    |
| V <sub>in(0)</sub>  | Input voltage required to ensure logical 0 at any input terminal |   |                  | 0.8  | V    |    |
| V <sub>out(1)</sub> | Logical 1 output voltage   | V <sub>CC</sub> = MIN, I <sub>load</sub> = 500 μA | 2.4              | 3.2  | V    |    |
| V <sub>out(0)</sub> | Logical 0 output voltage   | V <sub>CC</sub> = MIN, I <sub>sink</sub> = 20 mA  |                  | 0.25 | 0.4  | V  |
| I <sub>in(0)</sub>  | Logical 0 level input current at J, K, preset, or clear          | V <sub>CC</sub> = MAX, V <sub>in</sub> = 0.4 V    |                  | -1   | -2   | mA |
| I <sub>in(0)</sub>  | Logical 0 level input current at clock                           | V <sub>CC</sub> = MAX, V <sub>in</sub> = 0.4 V    |                  | -3   | -4.8 | mA |
| I <sub>in(1)</sub>  | Logical 1 level input current at J or K                          | V <sub>CC</sub> = MAX, V <sub>in</sub> = 2.4 V    |                  |      | 50   | μA |
| I <sub>in(1)</sub>  | Logical 1 level input current at present or clear                | V <sub>CC</sub> = MAX, V <sub>in</sub> = 5.5 V    |                  |      | 1    | mA |
| I <sub>in(1)</sub>  | Logical 1 level input current at clock                           | V <sub>CC</sub> = MAX, V <sub>in</sub> = 2.4 V    | 0                |      | 100  | μA |
| I <sub>in(1)</sub>  |  | V <sub>CC</sub> = MAX, V <sub>in</sub> = 5.5 V    |                  |      | 1    | mA |
| I <sub>OS</sub>     | Short-circuit output current <sup>‡</sup>                        | V <sub>CC</sub> = MAX, V <sub>in</sub> = 0        | -40              |      | -100 | mA |
| I <sub>CC</sub>     | Supply current   | V <sub>CC</sub> = MAX                             |                  | 40   | 76   | mA |

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>‡</sup>Not more than one output should be shorted at a time, and duration of short-circuit test should not exceed 1 second.

<sup>§</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

**SWITCHING CHARACTERISTICS, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, N = 10**

| PARAMETER          | TEST CONDITIONS   | MIN  | TYP | MAX | UNIT |    |
|--------------------|---|--|-----|-----|------|----|
| f <sub>clock</sub> | Maximum input clock frequency   | C <sub>L</sub> = 25 pF, R <sub>L</sub> = 280 Ω | 40  | 50  | MHz  |    |
| t <sub>pd1</sub>   | Propagation delay time to logical 1 level from preset or clear to output              | C <sub>L</sub> = 25 pF, R <sub>L</sub> = 280 Ω |     | 8   | 12   | ns |
| t <sub>pd0</sub>   | Propagation delay time to logical 0 level from preset or clear to output (clock low)  | C <sub>L</sub> = 25 pF, R <sub>L</sub> = 280 Ω |     | 23  | 35   | ns |
| t <sub>pd0</sub>   | Propagation delay time to logical 0 level from preset or clear to output (clock high) | C <sub>L</sub> = 25 pF, R <sub>L</sub> = 280 Ω |     | 15  | 20   | ns |
| t <sub>pd1</sub>   | Propagation delay time to logical 1 level from clock to output                        | C <sub>L</sub> = 25 pF, R <sub>L</sub> = 280 Ω | 5   | 10  | 15   | ns |
| t <sub>pd0</sub>   | Propagation delay time to logical 0 level from clock to output                        | C <sub>L</sub> = 25 pF, R <sub>L</sub> = 280 Ω | 8   | 16  | 20   | ns |