J-K MASTER-SLAVE FLIP-FLOP | S54H72

N74H72

S54H72-A,F,W • N74H72-A,F

DIGITAL 54/74 TTL SERIES


DESCRIPTION

These J-K flip-flops are based on the master-slave principle. The AND gate inputs for entry into the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows:

- 1. Isolate slave from master
- 2. Enter information from AND gate inputs to master
- 3. Disable AND gate inputs
- 4. Transfer information from master to slave.

Logical state of J and K inputs must not be allowed to change when the clock pulse is in a high state


TRUTH TABLE





POSITIVE LOGIC

Low input to preset sets Q to logical 1 Low input to clear sets Q to logical 0 Preset and clear are independent of clock

SCHEMATIC DIAGRAM







RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply Voltage V _{CC} : S54H72 Circuits		4.5	5	5.5	V
N74H72 Circuits		4.75	5	5.25) v
Operating Free-Air Temperature Range, TA:	S54H72 Circuits	-55	25	125	°c
	N74H72 Circuits	0	25	70	°c
Normalized Fan-Out from each Output, N				10	
Width of Clock Pulse, tp(clock)		12			ns
Width of Preset Pulse, to(preset)		16			ns
Width of Clear Pulse, t _{n(clear)}		16			ns
Input Setup Time, t _{setun} (See above)		^{≥t} p(clock)			1
Input Hold Time, thold		0			

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	T	EST CONDITIONS*	MIN 1	TYP† MAX	UNIT
V _{in(1)}	Input voltage required to ensure logical 1 at any input terminal	V _{CC} = MIN		2		٧
Vin(0)	Input voltage required to ensure logical 0 at any input terminal	V _{CC} = MIN,			0.8	V
V _{out(1)}	Logical 1 output voltage	V _{CC} = MIN,	$I_{load} = -500\mu A$	2.4		V
V _{out(0)}	Logical 0 output voltage	ACC = WIN	I _{sink} = 20mA		0.4	V
lin(0)	Logical 0 level input current at J1, J2, J3, K1, K2, K3, or clock	V _{CC} = MAX,	V _{in} = 0.4V		-2	mA
lin(0)	Logical 0 level input current at preset or clear	V _{CC} = MAX,	V _{in} = 0.4V		-4	mA
lin(1)	Logical 1 level input current at J1, J2, J3, K1, K2, or K3	V _{CC} = MAX,	V _{in} = 2.4V V _{in} = 5.5V	ļ	50 1	μA mA
^l in(1)	Logical 1 level input current at clock	V _{CC} = MAX, V _{CC} = MAX,	V _{in} = 2.4V V _{in} = 5.5V		50 1	μA mA
lin(1)	Logical 1 level input current at preset or clear	V _{CC} = MAX, V _{CC} = MAX,	V _{in} = 2.4V V _{in} = 5.5V		100 1	μA mA
los	Short circuit output current**	V _{CC} = MAX,	V _{in} = 0	-40	-100	mA
_ lcc_	Supply current	V _{CC} = MAX,			16 25	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^{\circ}C$, N = 10

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
f _{clock}	Maximum clock frequency	C _L = 25pF,	R _L = 280Ω	25	30		MHz
t _{pd1}	Propagation delay time to logical 1 level from clear or preset to output	C _L = 25pF,	R _L = 280Ω		6	13	ns
^t pd0	Propagation delay time to logical O level from clear or preset to output	C _L = 25pF,	R _L = 280Ω		12	24	ns
^t pd1	Propagation delay time to logical 1 level from clock to output	C _L = 25pF,	R _L = 280Ω		16	21	ns
t _{pd0}	Propagation delay time to logical O level from clock to output	C _L = 25pF,	R _L = 280Ω		22	27	ns

^{*} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

^{**} Not more than one output should be shorted at a time, and duration of short circuit test should not exceed 1 second.

[†] All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.