

DUAL J-K MASTER-SLAVE FLIP-FLOP | S54H76

N74H76

854H76-B • N74H76-B

DIGITAL 54/74 TTL SERIES

CLOCK PRESET CLEAR

4

CLOCK PRESET C

PIN CONFIGURATIONS

CLOCK WAVEFORM

POSITIVE LOGIC

Low input to preset sets Q to logical 1 Low input to clear sets Q to logical D Clear and preset are independent of clock



4. Transfer information from master to slave.

1. Isolate slave from master

3. Disable J and K inputs

DESCRIPTION

Logical state of J and K inputs must not be allowed to change when the clock pulse is in a high state.

and slave sections. The sequence of operation is as follows:

2. Enter information from J and K inputs to master

TRUTH TABLE



SCHEMATIC (each flip-flop)



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	мах	UNIT
Supply Voltage V _{CC} : S54H76 Circuits	4.5	5	5.5	v
N74H76 Circuits	4.75	5	5.25	v
Operating Free-Air Temperature Range, TA: S54H76 Circuits	-55	5 25 125	125	°c
N74H76 Circuits	0	25	70	°c
Normalized Fan-Out from each Output, N			10	
Width of Clock Pulse, tp(clock)	12		Į	ns
Width of Preset Pulse, tp(preset)	16	Ì		ns
Width of Clear Pulse, tp(clear)	>tp(clock)			
Input Setup Time, t _{setup} (See above)				
Input Hold Time, thold	0			

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	ТЕ	ST CONDITIONS*	MIN	TYP [†]	MAX	UNIT
Vin(1)	Input voltage required to ensure logical 1 at any input terminal	V _{CC} - MIN		2			v
V _{in(0)}	Input voltage required to ensure logical 0 at any input terminal	V _{CC} - MIN				0.8	v
V _{out(1)}	Logical 1 output voltage	V _{CC} = MIN,	l _{load} = -500µA	2.4			v
V _{out(0)}	Logical 0 output voltage	V _{CC} = MIN,	sink = 20mA			0.4	v
lin(0)	Logical 0 level input current at J, K, or clock	V _{CC} ≈ MAX,	V _{in} = 0.4∨			-2	
lin(0)	Logical O level input current at clear or preset	V _{CC} = MAX,	V _{in} = 0.4V			-4	/ m/
lin(1)	Logical 1 level input current at J,K, or clock	V _{CC} = MAX, V _{CC} = MAX,	V _{in} = 2.4V V _{in} = 5.5V			50 1	μA mA
lin(1)	Logical 1 level input current at clear or preset	V _{CC} = MAX, V _{CC} = MAX,	V _{in} = 2.4V V _{in} = 5.5V			100 1	μA mA
los	Short circuit output current**	V _{CC} = MAX,	V _{in} = 0	-40		-100	m A
lcc	Supply current	V _{CC} = MAX,	V _{in} = 4.5V		32	50	m/

SWITCHING CHARACTERISTICS, VCC= 5V, TA = 25°C, N = 10

	PARAMETER		TEST CONDITIONS		түр	мах	UNIT
fclock	Maximum clock frequency	C _L = 25pF,	RL = 280Ω	25	30		MHz
^t pd1	Propagation delay time to logical 1 level from clear or preset to output	С _L = 25рF,	RL = 280Ω		6	13	ns
^t pd0	Propagation delay time to logical 0 level from clear or preset to output	С _L - 25рF,	R _L = 280Ω		12	24	ns
^t pd1	Propagation delay time to logical 1 level from clock to output	С _L = 25pF,	R _L = 280Ω		16	21	ns
^t pd0	Propagation delay time to logical O level from clock to output	С _L = 25рF,	R _L = 280Ω		22	27	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommanded operating conditions for the applicable device type. † All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$. * Not more than one output should be shorted at a time.