

### DIGITAL 54/74 TTL SERIES

#### DESCRIPTION

These Schottky-clamped high-speed arithmetic/logic units, functionally identical to the S54181 and N74181, perform 16 binary arithmetic operations on two 4-bit words with a full look-ahead carry scheme as propagate and generate terms are available at the P and G outputs. Typical performance is 19 nanoseconds add time for a 16-bit word when used with the S54S182 or N74S182 carry look-ahead.

Typical addition times are shown in Table III. The S54S181/N74S181 can replace the S54181/N74181 in most existing systems for significant performance upgrading as they are functionally and mechanically interchangeable.

The S54S181 and N74S181 will also perform the 16 possible functions on two Boolean variables without the use of external circuitry. The carry circuit is inhibited for logic functions.

The S54S181 and N74S181 will accommodate active-high or active-low data if the pin designations are interpreted as shown below:


Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is  $A-B-1$  which requires an end-around or forced carry to provide  $A-B$ .

Mode of operation (arithmetic or logic) is controlled by the mode-control (M) input. Complete functions for active-high and active-low data are shown in Tables I and II.

Typical average power dissipation is 600 milliwatts, or approximately 8 milliwatts per equivalent gate. The S54S181 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the N74S181 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

For additional descriptive information and typical connection schemes, see the S54181/N74181 data sheet

#### PIN CONFIGURATION



#### FEATURES

- SIGNIFICANT IMPROVEMENT IN ADD TIMES OVER S54181/N74181
- TYPICAL ADD TIME FOR 16 BITS OF 19 ns USING S54S182, N74S182 LOOK-AHEAD
- S54S181 IS GUARANTEED FOR OPERATION OVER THE FULL MILITARY TEMPERATURE RANGE OF  $-55^{\circ}\text{C}$  TO  $125^{\circ}\text{C}$
- FULLY COMPATIBLE WITH MOST TTL FUNCTIONS INCLUDING MSI

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-high data (Table I)	A <sub>0</sub>	B <sub>0</sub>	A <sub>1</sub>	B <sub>1</sub>	A <sub>2</sub>	B <sub>2</sub>	A <sub>3</sub>	B <sub>3</sub>	F <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	C <sub>n</sub>	C <sub>n+4</sub>	X	Y
Active-low data (Table II)	$\overline{A_0}$	$\overline{B_0}$	$\overline{A_1}$	$\overline{B_1}$	$\overline{A_2}$	$\overline{B_2}$	$\overline{A_3}$	$\overline{B_3}$	$\overline{F_0}$	$\overline{F_1}$	$\overline{F_2}$	$\overline{F_3}$	C <sub>n</sub>	C <sub>n+4</sub>	$\overline{P}$	$\overline{G}$

TABLE I

SELECTION S <sub>3</sub> S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>				ACTIVE-HIGH DATA		
				M = H LOGIC FUNCTIONS	M = L: ARITHMETIC OPERATIONS	
					C <sub>n</sub> = 0 = H (no carry)	C <sub>n</sub> = 1 = L (with carry)
L	L	L	L	$F = \overline{A}$	$F = A$	$F = A \text{ plus } 1$
L	L	L	H	$F = A + B$	$F = A + B$	$F = (A + B) \text{ plus } 1$
L	L	H	L	$F = \overline{A}B$	$F = A + \overline{B}$	$F = (A + \overline{B}) \text{ plus } 1$
L	L	H	H	$F = 0$	$F = \text{minus } 1 \text{ (2's complement)}$	$F = \text{zero}$
L	H	L	L	$F = \overline{A}B$	$F = A \text{ plus } \overline{A}\overline{B}$	$F = A \text{ plus } \overline{A}\overline{B} \text{ plus } 1$
L	H	L	H	$F = \overline{B}$	$F = (A + B) \text{ plus } \overline{A}\overline{B}$	$F = (A + B) \text{ plus } \overline{A}\overline{B} \text{ plus } 1$
L	H	H	L	$F = A \oplus B$	$F = A \text{ minus } B \text{ minus } 1$	$F = A \text{ minus } B$
L	H	H	H	$F = \overline{A}B$	$F = \overline{A}\overline{B} \text{ minus } 1$	$F = \overline{A}\overline{B}$
H	L	L	L	$F = \overline{A} + B$	$F = A \text{ plus } AB$	$F = A \text{ plus } AB \text{ plus } 1$
H	L	L	H	$F = \overline{A} \oplus B$	$F = A \text{ plus } B$	$F = A \text{ plus } B \text{ plus } 1$
H	L	H	L	$F = B$	$F = (A + \overline{B}) \text{ plus } AB$	$F = (A + \overline{B}) \text{ plus } AB \text{ plus } 1$
H	L	H	H	$F = AB$	$F = AB \text{ minus } 1$	$F = AB$
H	H	L	L	$F = 1$	$F = A \text{ plus } A^*$	$F = A \text{ plus } A \text{ plus } 1$
H	H	L	H	$F = A + \overline{B}$	$F = (A + B) \text{ plus } A$	$F = (A + B) \text{ plus } A \text{ plus } 1$
H	H	H	L	$F = A + B$	$F = (A + \overline{B}) \text{ plus } A$	$F = (A + \overline{B}) \text{ plus } A \text{ plus } 1$
H	H	H	H	$F = A$	$F = A \text{ minus } 1$	$F = A$

\* Each bit is shifted to the next more significant position.

TABLE II

SELECTION S <sub>3</sub> S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>				ACTIVE-LOW DATA		
				M = H LOGIC FUNCTIONS	M = L: ARITHMETIC OPERATIONS	
					C <sub>n</sub> = 0 = L (no carry)	C <sub>n</sub> = 1 = H (with carry)
L	L	L	L	$F = \overline{A}$	$F = A \text{ minus } 1$	$F = A$
L	L	L	H	$F = \overline{A}\overline{B}$	$F = AB \text{ minus } 1$	$F = AB$
L	L	H	L	$F = \overline{A} + B$	$F = \overline{A}\overline{B} \text{ minus } 1$	$F = \overline{A}\overline{B}$
L	L	H	H	$F = 1$	$F = \text{minus } 1 \text{ (2's complement)}$	$F = \text{zero}$
L	H	L	L	$F = A + B$	$F = A \text{ plus } (A + \overline{B})$	$F = A \text{ plus } (A + \overline{B}) \text{ plus } 1$
L	H	L	H	$F = \overline{B}$	$F = AB \text{ plus } (A + \overline{B})$	$F = AB \text{ plus } (A + \overline{B}) \text{ plus } 1$
L	H	H	L	$F = \overline{A} \oplus B$	$F = A \text{ minus } B \text{ minus } 1$	$F = A \text{ minus } B$
L	H	H	H	$F = A + \overline{B}$	$F = A + \overline{B}$	$F = (A + \overline{B}) \text{ plus } 1$
H	L	L	L	$F = \overline{A}B$	$F = A \text{ plus } (A + B)$	$F = A \text{ plus } (A + B) \text{ plus } 1$
H	L	L	H	$F = A \oplus B$	$F = A \text{ plus } B$	$F = A \text{ plus } B \text{ plus } 1$
H	L	H	L	$F = B$	$F = \overline{A}\overline{B} \text{ plus } (A + B)$	$F = \overline{A}\overline{B} \text{ plus } (A + B) \text{ plus } 1$
H	L	H	H	$F = A + B$	$F = A + B$	$F = (A + B) \text{ plus } 1$
H	H	L	L	$F = 0$	$F = A \text{ plus } A^*$	$F = A \text{ plus } A \text{ plus } 1$
H	H	L	H	$F = \overline{A}\overline{B}$	$F = AB \text{ plus } A$	$F = AB \text{ plus } A \text{ plus } 1$
H	H	H	L	$F = AB$	$F = \overline{A}\overline{B} \text{ plus } A$	$F = \overline{A}\overline{B} \text{ plus } A \text{ plus } 1$
H	H	H	H	$F = A$	$F = A$	$F = A \text{ plus } 1$

\* Each bit is shifted to the next more significant position.

## RECOMMENDED OPERATING CONDITIONS

		S54S181			N74S181			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level	20			20			
	Low logic level	10			10			
Operating free-air temperature, T <sub>A</sub>		−55		125	0		70	°C

## ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage					0.8	V
$V_I$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$				-1.2	V
$V_{OH}$	High-level output voltage, any output except A = B	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$	N54S181	2.5	3.4		V
		$V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$	S74S181	2.7	3.4		
$I_{OH}$	High-level output current, A = B output only	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, V_{OH} = 5.5 \text{ V}$				250	$\mu\text{A}$
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$				0.5	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$				1	mA
$I_{IH}$	High-level input current	mode input	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			50	$\mu\text{A}$
		any A or B input				150	
		any S input				200	
		carry input				250	
$I_{IL}$	Low-level input current	mode input	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-2	mA
		any A or B input				-6	
		any S input				-8	
		carry input				-10	
$I_{OS}$	Short-circuit output current, any output except A = B	$V_{CC} = \text{MAX}$		-40		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}, T_A = 125^\circ\text{C}$ See Note 1	N54S181 N pkg only			135	mA
		$V_{CC} = \text{MAX},$ See Note 1	N54S181		120	160	
			S74S181		120	220	

\*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

\*\*All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

‡Not more than one output should be shorted at a time.

NOTE 1:  $I_{CC}$  is measured for the following conditions:

- $S_0$  through  $S_3$ , M, and A inputs are at 4.5 V, all other inputs are grounded, and all outputs are open.
- $S_0$  through  $S_3$  and M are at 4.5 V, all other inputs are grounded, and all outputs are open.

SWITCHING CHARACTERISTICS,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}, N = 10$  ( $C_L = 15 \text{ pF}, R_L = 280 \Omega$  see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	$C_0$	$C_{n+4}$			7	10.5	ns
$t_{PHL}$					7	10.5	ns
$t_{PLH}$	Any A or B	$C_{n+4}$	M = 0 V, $S_0 = S_3 = 4.5 \text{ V},$ $S_1 = S_2 = 0 \text{ V}$ (SUM mode)		12.5	18.5	ns
$t_{PHL}$					12.5	18.5	ns
$t_{PLH}$	Any A or B	$C_{n+4}$	M = 0 V, $S_0 = S_3 = 0 \text{ V},$ $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)		15.5	23	ns
$t_{PHL}$					15.5	23	ns
$t_{PLH}$	$C_0$	Any F	M = 0 V (SUM or DIFF mode)		7	12	ns
$t_{PHL}$					7	12	ns
$t_{PLH}$	Any A or B	G	M = 0 V, $S_0 = S_3 = 4.5 \text{ V},$ $S_1 = S_2 = 0 \text{ V}$ (SUM Mode)		8	12	ns
$t_{PHL}$					7.5	12	ns
$t_{PLH}$	Any A or B	G	M = 0 V, $S_0 = S_3 = 0 \text{ V},$ $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)		10.5	16	ns
$t_{PHL}$					10.5	16	ns
$t_{PLH}$	Any A or B	P	M = 0 V, $S_0 = S_3 = 4.5 \text{ V},$ $S_1 = S_2 = 0 \text{ V}$ (SUM mode)		7.5	12	ns
$t_{PHL}$					7.5	12	ns
$t_{PLH}$	Any A or B	P	M = 0 V, $S_0 = S_3 = 0 \text{ V},$ $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)		10.5	16	ns
$t_{PHL}$					10.5	16	ns
$t_{PLH}$	Any A or B	Any F	M = 0 V, $S_0 = S_3 = 4.5 \text{ V},$ $S_1 = S_2 = 0 \text{ V}$ (SUM mode)		11	16.5	ns
$t_{PHL}$					11	16.5	ns
$t_{PLH}$	Any A or B	Any F	M = 0 V, $S_0 = S_3 = 0 \text{ V},$ $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)		14	20	ns
$t_{PHL}$					14	22	ns
$t_{PLH}$	Any A or B	Any F	M = 4.5 V (logic mode)		14	20	ns
$t_{PHL}$					14	22	ns
$t_{PLH}$	Any A or B	A = B	M = 0 V, $S_0 = S_3 = 0 \text{ V},$ $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)		15	23	ns
$t_{PHL}$					20	30	ns

$t_{PLH}$  = propagation delay time, low to high-level output

$t_{PHL}$  = propagation delay time, high to low-level output

NOTE 2: Load circuits and waveforms are shown on p. 2-293.

Typical addition times for various configurations are given in the table below. Subtraction times are typically 3 nanoseconds longer than summation times. For typical look-ahead configurations, see the S54S181/N74S181 data sheet in this catalog.

TABLE III  
TYPICAL ADDITION TIMES

NUMBER OF BITS	ADDITION TIMES				PACKAGE COUNT		CARRY METHOD BETWEEN ALU's
	USING S54S181 AND S54S182	USING S54S181 AND S54S182	USING S54S181 AND S54S182	ARITHMETIC/ LOGIC UNITS	LOOK AHEAD CARRY GENERATORS		
1 to 4	11 ns	11 ns	24 ns	1			NONE
5 to 8	18 ns	18 ns	36 ns	2			RIPPLE
9 to 16	19 ns	24 ns	36 ns	3 or 4	1		FULL LOOK AHEAD
17 to 64	28 ns	45 ns	80 ns	5 to 16	2 to 5		FULL LOOK AHEAD