

4-BIT PARALLEL-ACCESS | \$54\$195 SHIFT REGISTERS

N74S195

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These high-performance 4-bit registers feature a 110-megahertz typical maximum shift-frequency which makes them particularly attractive for very high-speed data processing systems. As the pin assignments are the same as the S54195 and N74195, existing systems can in most cases be upgraded merely by utilizing the Schottky-clamped versions. The registers have two modes of


> Parallel (Broadside) Load Shift (In the direction QA toward QD)

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the J-K inputs. These inputs permit the first stage to perform as a J-K, D-, or T-type flip-flop as shown in the function table.

These shift registers are fully compatible with other TTL families. All inputs are buffered to lower the drive requirements to one normalized Series 54S/74S load, including the clock input. The S54S195 is characterized for operation over the full military temperature range of -55°C to 125°C; the N74S195 is characterized for operation from 0°C to 70°C.

PIN CONFIGURATION



FFATURES

- SCHOTTKY-CLAMPED TO ACHIEVE TYPICAL MAXIMUM SHIFT FREQUENCY OF 110 MHz
- FUNCTIONALLY AND MECHANICALLY IDENTICAL TO N54195, S74195 AND CAN BE USED TO UPGRADE EXIST-ING DESIGNS WITH SIGNIFICANT IMPROVEMENT IN SPEED
- **FULLY COMPATIBLE WITH OTHER TTL CIRCUITS**
- N54S195 OPERATES OVER FULL MILITARY TEMPERA-TURE RANGE OF -55°C TO 125°C
- **USE IN HIGH-PERFORMANCE:** ACCUMULATORS/PROCESSORS SERIAL-TO-PARALLEL. PARALLEL-TO-SERIAL CONVERTERS

FUNCTION TABLE

INPUTS													
	SHIFT/ LOAD	CLOCK	SERIAL		PARALLEL					_	_	_	-
CLEAR			J	K	Α	В	С	D	O _A	ΩB	οc	αD	αD
L	x	×	×	х	х	x	х	х	L	L	L	L	Н
н	L	t	×	×	Α	В	С	D	Α	В	С	D	D
н	н	L	×	×	x	Х	×	Х	Q _{A0}	Q_{BO}	α_{CO}	a_{D0}	$\overline{\alpha}_{D0}$
н	н	†	L	н	x	X	×	X	Q _{A0}	Q_{A0}	α_{B0}	α_{CO}	$\bar{\alpha}_{CO}$
н	н	.†	L	L	x	X	×	X	L	Q_{A0}	α_{B0}	α_{CO}	$\overline{\alpha}_{CO}$
н	н	↑	н	н	х	Х	×	X	н	Q_{AO}	α_{B0}	a_{co}	$\overline{\alpha}_{C0}$
н	Н	↑] н	L	x	Х	×	X	Q _{A0}	Q_{A0}	α_{B0}	Ω _{B0}	$\overline{\alpha}_{CO}$

- High level (steady state)
- Low level (steady state)
- Irrelevant (any input, including transitions)
- 1 = Transition from low to high level
- A, B, C, D, = The level of steady state input at A, B, C, or D respectively
- QAO, QBO, QCO, QDO = the level of QA, QB, QC, or QD respectively before the indicated steady state input conditions were established.

RECOMMENDED OPERATING CONDITIONS

		S54S195		N74S195			l	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}			5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level			20			20	
Normalized fan-out from each output, N	Low logic level			10			10	1
Input clock frequency, fclock		0		75	0		75	MHz
Width of clock input pulse, tw(clock)				-	12			ns
Width of clear input pulse, tw(clear)					12			ns
	Shift/load	12			12			ns
Setup time, t _{setup}	Serial and parallel data	10			10			
	Clear inactive-state	15			15			1
Shift/load release time, trelease				7			7	ns
Serial and parallel data hold time, thold				-	2	-		ns
Operating free-air temperature, TA		-55		125	0		70	°c

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*				TYP**	MAX	UNIT
v_{IH}	High-level input voltage				2			V
VIL	Low-level input voltage						8.0	V
V _t	Input clamp voltage	V _{CC} = MIN,	I _I = -18 mA				-1.2	V
V	High lovel evenus valsees	V _{CC} = MIN,	V _{IH} = 2 V,	S54S195	2.5	3.4		v
VOH	High-level output voltage	V _{IL} = 0.8 V,	I _{OH} = -1 mA	N74S195	2.7	3.4	3.4] '
VOL	Low-level output voltage	VCC = MIN,	V _{IH} = 2 V,	•			0.5	v
VOL	LOW-level output voitage	V _{IL} = 0.8 V,	IOL = 20 mA					\ \
11	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5 V				1	mA
ЧН	High-level input current	V _{CC} = MAX,	V _I = 2.7 V				50	μА
11L	Low-level input current	V _{CC} = MAX,	V _I = 0.5 V				-2	mA
los	Short-circuit output current‡	V _{CC} = MAX			-40		-100	mA
loo	Supply current	V _{CC} = MAX,	See Note 1	S54S195		75	99	
Icc	Supply current			N74S195		75	109	mA

SWITCHING CHARACTERISTICS, VCC = 5 V, TA = 25°C, N = 10

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}	Maximum input clock frequency		75	110		MHz
	Propagation delay time, high-to-low-level			44		
[†] PHL	output from clear	C _L = 15 pF,	'''			ns
	Propagation Jelay time, low-to-high-level	R _L = 280 Ω,				
^t PLH	output from clock	See Note 2		9		ns
	Propagation Jelay time, high-to-low-level			40		
^t PHL	output from clock			10		ns

^{*}For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

applicable device type.


*All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

‡Not more than one output|should be shorted at a time, and duration of the short-circuit test should not exceed one second.

NOTES: 1. With all outputs open, shift/load grounded, and 4.5 V applied to the J, K, and data inputs, I_{CC} is measured by applying a momentary ground, followed by 4.5 V, to clear and then applying a momentary ground, followed by 4.5 V, to clock.

^{2.} Load circuit and waveforms are shown on page 2-293 with the following additions: tw(clock)>12ns, tw(clear)>12ns,

FUNCTIONAL BLOCK DIAGRAM



TYPICAL CLEAR, SHIFT, AND LOAD SEQUENCES

