

DATA SHEET

SAA2501

Digital Audio Broadcast (DAB)
decoder

Preliminary specification
File under Integrated Circuits, IC01

January 1995

Philips Semiconductors



PHILIPS

Digital Audio Broadcast (DAB) decoder**SAA2501**

CONTENTS		
	FEATURES	
2	APPLICATION	7.20.13 Speed limitations of the L3 interface
3	GENERAL DESCRIPTION	7.20.14 Default item data values after reset
4	ORDERING INFORMATION	8 APPENDIX
5	BLOCK DIAGRAM	8.1 Preliminary specification 3-line 'L3' interface
6	PINNING	8.1.1 Introduction
7	FUNCTIONAL DESCRIPTION	8.1.1.1 Addressing mode
7.1	Coding system	8.1.1.2 Special function operational address
7.2	Basic functionality	8.1.1.3 Data mode
7.3	SAA2501 clocks	8.1.1.4 Halt mode
7.4	Crystal oscillator	8.1.2 Device interface reset
7.5	Clock frequencies when using the slave input	8.1.3 Extended addressing
7.6	Clock frequencies when using the master input	8.1.3.1 Operational address declaration
7.7	Target applications; applying the SAA2501 with 2 ISO/MPEG sources	8.1.3.2 Operational address invalidation
7.8	Buffered clock outputs	8.1.4 Example of a data transfer
7.9	Functionality issues	8.1.5 Timing requirements
7.10	Synchronization to input data bitstreams	8.1.5.1 Addressing mode
7.11	Master input bit rate selection	8.1.5.2 Data mode
7.12	Sample rate selection	8.1.5.3 Halt mode
7.13	Handling of errors in the coded input data	8.2 SAA2501 L3 protocol enhancement options
7.14	sub-band filter signals	8.2.1 Testing L3RDY by polling L3DATA
7.15	Baseband audio processing	8.2.2 Options to increase the timing accuracy of the APU coefficient writing
7.16	Decoding control signals	9 LIMITING VALUES
7.17	Coded data interfaces	10 DC CHARACTERISTICS
7.17.1	The coded data master input interface	11 AC CHARACTERISTICS
7.17.2	The coded data slave input interface	12 APPLICATION INFORMATION
7.17.3	Slave input transfer speed of first frame	13 PACKAGE OUTLINE
7.17.4	Slave input transfer speed of subsequent frames	14 SOLDERING
7.18	The sub-band filter interface	14.1 Plastic quad flat-packs
7.19	The baseband output interface	14.1.1 By wave
7.20	The L3 control interface	14.1.2 By solder paste reflow
7.20.1	L3 signals	14.1.3 Repairing soldered joints (by hand-held soldering iron or pulse-heated solder tool)
7.20.2	L3 transfer types	15 DEFINITIONS
7.20.3	L3 interface initialization at an SAA2501 device reset	16 LIFE SUPPORT APPLICATIONS
7.20.4	L3 interface control	
7.20.5	SAA2501 status	
7.20.6	Data items	
7.20.6.1	General data items	
7.20.7	SAA2501 settings item	
7.20.8	Input data frame header items	
7.20.9	Error report item	
7.20.10	Audio service synchronized data item	
7.20.11	Ancillary Data/XPAD item	
7.20.12	APU coefficients item	

Digital Audio Broadcast (DAB) decoder

SAA2501

1 FEATURES

- Advanced error protection
- Integrated audio post processing for control of signal level and inter-channel crosstalk
- Demultiplexing of Program Associated Data (PAD) in the input bitstream
- Automatic digital de-emphasis of the decoded audio signal
- Separate master and slave inputs
- Automatic sample frequency and bit-rate switching in master input mode
- Automatic synchronization of input and output interface clocks in master input mode
- Selectable audio output precision; 16, 18, 20 or 22 bit
- Low power consumption
- Decoded sub-band signal and error flag outputs for error concealment.

2 APPLICATION

- Digital Audio Broadcast systems as defined in "Eureka 147".

3 GENERAL DESCRIPTION

The SAA2501 audio source decoder supports ISO/IEC MPEG layers I and II and all DAB specific features as described in "*Eureka 147 draft specification (EU147)*".

4 ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
SAA2501H	QFP44 ⁽¹⁾	plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 × 10 × 1.75 mm	SOT307-2

Note

1. When using IR reflow soldering it is recommended that the Drypack instructions in the "*Quality Reference Handbook*" (order number 9398 510 63011) are followed.

Supply of this "*ISO/IEC 11172-3*" audio standard Layer I or layer II compatible IC does not convey a licence nor imply a right under any patent, or any Industrial or Intellectual Property Right, to use this IC in any ready-to-use electronic product.

Digital Audio Broadcast (DAB) decoder

SAA2501

5 BLOCK DIAGRAM




Fig.1 Functional block diagram.

Digital Audio Broadcast (DAB) decoder

SAA2501

6 PINNING

SYMBOL	PIN	DESCRIPTION	TYPE
RESET	1	master reset input	I
FSCLK	2	sample rate clock output; buffered signal	O
FSCLKIN	3	sample rate clock signal input (see Table 1)	I
MCLK	4	master clock output; buffered signal	O
V _{DD1}	5	supply voltage 1	-
GND1	6	ground 1	-
MCLKOUT	7	master clock oscillator output	O
MCLKIN	8	master clock oscillator input or signal input	I
X22OUT	9	22.579 MHz clock oscillator output	O
X22IN	10	22.579 MHz clock oscillator input or signal input	I
STOP	11	stop decoding input	I
URDA	12	unreliable data input; interrupt decoding	I
CDMWS	13	coded data (master input) word select output	O
CDMEF	14	coded data (master input) error flag input	I
CDM	15	ISO/MPEG coded data (master input)	I
CDMCL	16	coded data (master input) bit clock output	O
GND2	17	ground 2	-
CDSCL	18	coded data (slave input) bit clock	I
CDS	19	ISO/MPEG or EU147 (see Table 8) coded data (slave input)	I
CDSEF	20	coded data (slave input) error flag	I
CDSWA	21	coded data (slave input) burst window signal	I
CDSSY	22	coded data (slave input) frame sync	I
L3CLK	23	L3 interface bit clock input	I
L3DATA	24	L3 interface serial data input/output	I/O
L3MODE	25	L3 interface address/data select input	I
SD	26	baseband audio I ² S data output	O
FDEF	27	filter data error flag output	O
GND3	28	ground 3	-
SCK	29	baseband audio data I ² S clock output	O
WS	30	baseband audio data I ² S word select output	O
FDAO	31	filter data output	O
FDAI	32	filter data input	I
FDFSY	33	filter data output frame sync	O
V _{DD2}	34	supply voltage 2	-
TC1	35	do not connect; factory test control 1 input, with integrated pull-down resistor	I
TC0	36	do not connect; factory test control 0 input, with integrated pull-down resistor	I
TDO	37	boundary scan test data output	O
TRST	38	boundary scan test reset input; this pin should be connected to ground for normal operation	I
TCK	39	boundary scan test clock input	I

Digital Audio Broadcast (DAB) decoder

SAA2501

SYMBOL	PIN	DESCRIPTION	TYPE
TMS	40	boundary scan test mode select input	I
TDI	41	boundary scan test data input	I
FSCLK384	42	sample rate clock frequency indication input	I
FSCLKM	43	sample rate clock source selection for the master input	I
MCLK24	44	master clock frequency indication input	I



Fig.2 Pin configuration (QFP44).