INTEGRATED CIRCUITS



Supersedes data of July 1993 File under Integrated Circuits, IC01

## **Philips Semiconductors**





## FEATURES

- Stereo input
- Single-ended input
- Uncommitted input buffer for filtering and pre-scaling
- Fully differential analog-to-digital converter (ADC) using 3rd order Sigma-Delta modulation
- 128 times oversampling
- Four stage digital decimation filter
- Switchable high-pass filter to remove DC offsets
- 16-bit or 18-bit selectable output in a multiple of formats
- Sampling rates between 18 and 53 kHz supported
- Master or slave operation
- Choice of 2 crystal frequencies
- Single power supply operation (+5 V).

## QUICK REFERENCE DATA



**GENERAL DESCRIPTION** 

The SAA7360 is a CMOS ADC using Philips bitstream conversion technique. The device is designed for digital audio playback systems, such as digital amplifiers, CD-recordable and Digital Compact Cassette (DCC). The device is a complementary device to the SAA7350 bitstream conversion digital-to-analog converter (DAC).

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	supply voltage		4.5	5.0	5.5	V
f <sub>xtal</sub>	crystal frequency	256f <sub>s</sub>	_	11.2896	-	MHz
		512f <sub>s</sub>	-	22.5792	-	MHz
THD + N	total harmonic distortion + noise		_	-90	-85	dB

## ORDERING INFORMATION

ТҮРЕ	PACKAGE					
NUMBER	NAME	NAME DESCRIPTION VERSION				
SAA7360GP	QFP44 <sup>(1)</sup>	plastic quad flat package; 44 leads (lead length 2.35 mm); body $14 \times 14 \times 2.2$ mm	SOT205-1			

### Note

1. When using IR reflow soldering it is recommended that the Drypack instructions in the *"Quality Reference Pocketbook"* (order number 9398 510 34011) are followed.

## **BLOCK DIAGRAM**



SAA7360

## PINNING

SYMBOL	PIN	DESCRIPTION
FSEL	1	Crystal frequency select input. This pin is used to select the master crystal frequency as follows: FSEL = HIGH = $256f_s$ ; FSEL = LOW = $512f_s$ ; if unconnected the pin will default HIGH.
TEST1	2	test input 1; this pin should be left open-circuit
TEST2	3	test input 2; this pin should be left open-circuit
V <sub>SSD</sub>	4	supply ground for the digital section
V <sub>DDD</sub>	5	supply voltage for the digital section (+5 V)
XIN	6	crystal oscillator input
XOUT	7	crystal oscillator output
XSYS1	8	system clock output
XSYS2	9	output clock at a frequency half the system clock frequency
SCKI	10	serial interface clock input
SCKO	11	serial interface clock output
SDO	12	serial interface data output
SWSI	13	serial interface word select input
SWSO	14	serial interface word select output
DSEL	15	input for selecting between the internally generated 1-bit code (DSEL = HIGH) or an externally generated 1-bit code (DSEL = LOW); if unconnected this pin defaults HIGH
DCKO	16	1-bit code clock output
DIOR	17	1-bit code input/output (right channel)
DIOL	18	1-bit code input/output (left channel)
V <sub>SSAT</sub>	19	supply ground for the analog timing section
V <sub>DDAT</sub>	20	supply voltage for the analog timing section (+5 V)
V <sub>refR</sub>	21	voltage reference generator for the right channel analog section
BBOR	22	output of right channel buffer operational amplifier 'B'
PINR	23	positive input to right channel Sigma-Delta modulator
NINR	24	negative input to right channel Sigma-Delta modulator
BAOR	25	output of right channel buffer operational amplifier 'A'
BAIR	26	input of right channel buffer operational amplifier 'A'
V <sub>DACN</sub>	27	negative voltage reference level input for the DACs
I <sub>ref</sub>	28	current reference output
V <sub>DACP</sub>	29	positive voltage reference level input for the DACs
BAIL	30	input of left channel buffer operational amplifier 'A'
BAOL	31	output of left channel buffer operational amplifier 'A'
NINL	32	negative input to left channel Sigma-Delta modulator
PINL	33	positive input to left channel Sigma-Delta modulator
BBOL	34	output of left channel buffer operational amplifier 'B'
V <sub>refL</sub>	35	voltage reference generator for the left channel analog section
V <sub>DDA</sub>	36	supply voltage for the analog section (+5 V)
V <sub>SSA</sub>	37	supply ground for the analog section

SYMBOL	PIN	DESCRIPTION
HPEN	38	high-pass filter enable input (HPEN = HIGH = enabled); if unconnected this pin defaults HIGH
TSEL	39	input to select master (TSEL = LOW) or slave (TSEL = HIGH) operation of the serial interface; if unconnected this pin defaults HIGH
WSEL	40	input to indicate 16-bit (WSEL = HIGH) or 18-bit (WSEL = LOW) output data word length of the serial interface; if unconnected this pin defaults HIGH
ODF2 and ODF1	41 and 42	serial interface format inputs; these 2 pins determine the interface format in which the device will operate (see Chapter "Functional description"); if unconnected these pins will default HIGH (I <sup>2</sup> S format)
RESET	43	Power-On Reset (POR) input (active LOW) to mute the digital output during power on
CEN	44	Chip enable input; this pin, when LOW, disables the operation of the device and 3-states the outputs of the serial interface bus. This enables the connection of one of more devices to the output bus; if unconnected this pin defaults HIGH.



## SAA7360

### FUNCTIONAL DESCRIPTION

### General

The SAA7360 is a bitstream conversion CMOS ADC for digital audio systems. The device consists of a input buffer which can be configured by the user for pre-scaling and anti-aliasing, a third order Sigma- Delta modulator with a performance of better than 90 dB THD + Noise, and decimation filters with anti-aliasing suppression of >93 dB and in band ripple of less than 0.0002 dB. The device outputs data in a number of formats compatible with a range of manufacturers.

### **Clock frequency**

The SAA7360 can operate in either master or slave mode (CMOS input drive levels). The clock can be either  $256f_s$  or  $512f_s$  (where  $f_s$  is the sampling frequency) indicated via pin FSEL. System clock outputs equal to the input frequency (XSYS1) and half the input frequency (XSYS2) are provided to drive other ICs in the system. All performance parameters track with  $f_s$  which can vary between 18 and 53 kHz without degradation of performance.

#### Input buffer

The input buffer stage consists of an uncommitted input operational amplifier ('A') and a committed unity gain operational amplifier ('B') to perform a single-to-double ended conversion for the differential ADC. The input buffer can be configured for pre-scaling and second order anti-aliasing filtering. The scaling should be performed so as to provide a maximum of 1 V RMS value at the output of the operational amplifier.

#### Sigma-Delta modulator

The analog-to-digital conversion is performed by a third order Sigma-Delta modulator, which outputs a 1-bit code at  $128f_s$  with a distortion plus noise figure of >90 dB. The modulator is scaled so that a 0 dB input results in an output of -3 dB, at the 1-bit outputs.

### **Digital decimation filter**

The left and right channel 1-bit codes from the ADC are decimated from  $128f_s$  to  $1f_s$  in four stages of filtering. The first filter stage decimates by a factor of  $16f_s$  to  $8f_s$  using a 4th order combination type filter. The other three filter stages consist of three cascaded half-band filters each decimating by a factor of two. The half-band filter decimating from  $8f_s$  to  $4f_s$  has a gain of +2 dB to compensate for the -3 dB through the analog part and

allow a headroom of 1 dB to prevent clipping with DC offsets.

The overall response of the digital decimation filter is a pass band from 0f<sub>s</sub> to  $0.454f_s$  (20 kHz at f<sub>s</sub> = 44.1 kHz) with a ripple of <0.0002 dB and a transition band of  $0.454f_s$  to  $0.544f_s$ . All frequencies between  $0.544f_s$  and  $64f_s$  which could result in aliasing into the base band are attenuated by >–93 dB.

#### **High-pass filter**

The operational amplifiers in the Sigma-Delta modulator can cause a small DC offset to be present in the 1-bit code passed to the digital section. This can result in the possibility of clicks when switching between devices and the recording of DC offsets which can upset offsets introduced in filters and noise shaping DACs in the playback path. A switchable high-pass filter is included on the IC after the decimation filter stage to allow the user to remove these DC offsets (selectable via pin HPEN). The filter does not affect the decimation process. The filter is 1st order high pass with following specifications:

- Corner frequency (-3 dB): 1.7 Hz
- Ripple: none
- Above 100 Hz: <0.00002 dB; <1 degree
- At 20 Hz: -0.03 dB, 5 degree phase deviation
- Noise floor: -116 dB.

#### **Output interface**

The output interface can operate in master or slave mode selectable by pin TSEL. Master mode drives pins SWSO (word select), SCKO (bit clock) and SDO (data output). Slave mode receives the word clock on pin SWSI and the bit clock on pin SCKI. In slave mode the internal circuitry runs on the incoming bit clock and therefore cannot operate with burst clocks. Slave mode causes the pins SWSO and SCKO to be 3-stated allowing systems to connect SWSO and SCKO to pins SWSI and SCKI respectively for applications where the device has to operate in master and slave modes. The bit clock in master mode is at  $32f_s$  for 16-bit output, and  $64f_s$  for 18-bit output. In slave mode the bit clock is a minimum of  $32f_s$  and a maximum of  $64f_s$ .

Three output formats are supported, I<sup>2</sup>S and two pseudo I<sup>2</sup>S modes common in digital audio ADC systems. These formats are shown in Fig.3. Selection of the three formats is given in Table 1. 16-bit or 18-bit output words can be chosen (via pin WSEL).

SAA7360

## Bitstream conversion ADC for digital audio systems

## Table 1 Output data formats

ODF2	ODF1	MODE
0	0	test
0	1	format 1
1	0	format 2
1	1	l <sup>2</sup> S

## Reset

When pin  $\overrightarrow{\text{RESET}}$  is held LOW the data outputs are set to zero. The  $\overrightarrow{\text{RESET}}$  pin operates as a Schmitt trigger, enabling a power-on reset function by using an external RC circuit.

### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DDA</sub>	analog supply voltage	note 1	-0.5	+6.5	V
VI	DC input voltage		-0.5	+6.5	V
I <sub>IK</sub>	DC input diode current		-	±20	mA
Vo	DC output voltage		-0.5	V <sub>DD</sub> + 0.5	V
lo	DC output source or sink current		-	±20	mA
$I_{DD}$ or $I_{SS}$	total DC $V_{DD}$ or $V_{SS}$ current		-	±0.5	А
T <sub>amb</sub>	operating ambient temperature		-40	+85	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C
V <sub>es</sub>	electrostatic handling	note 2	-2000	+2000	V
		note 3	-200	+200	V

### Notes

1. All  $V_{\text{DD}}$  and  $V_{\text{SS}}$  pins must be externally connected to the same power supply.

2. Equivalent to discharging a 100 pF capacitor via a 1.5 k $\Omega$  series resistor with a rise time of 15 ns.

3. Equivalent to discharging a 200 pF capacitor via a 2.5  $\mu$ H series inductor.

## CHARACTERISTICS

 $V_{DD}$  = 5 V;  $T_{amb}$  = 25 °C;  $f_{xtal}$  = 256 $f_s$ ;  $f_s$  = 44.1 kHz; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies				•		
V <sub>DDA</sub>	analog supply voltage		4.5	5.0	5.5	V
I <sub>DDA</sub>	analog supply current		-	43	-	mA
V <sub>DDD</sub>	digital supply voltage		4.5	5.0	5.5	V
I <sub>DDD</sub>	digital supply current		-	50	-	mA
P <sub>tot</sub>	total power consumption		_	465	_	mW

### 1995 Apr 24

## Bitstream conversion ADC

for digital audio systems

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Digital pa	rt inputs		- <b>I</b>		- I	1
FSEL, HP	EN, DSEL, TSEL, WSEL, ODF2	2, ODF1 AND CEN				
VIL	LOW level input voltage	note 1	-0.5	_	+0.8	V
V <sub>IH</sub>	HIGH level input voltage	note 1	2.0	-	V <sub>DDD</sub> + 0.5	V
Zi	input impedance		-	35	-	kΩ
Ci	input capacitance		-	_	10	pF
RESET						
V <sub>IL</sub>	LOW level input voltage	note 1	-0.5	-	+0.2V <sub>DDD</sub>	V
V <sub>IH</sub>	HIGH level input voltage	note 1	0.6V <sub>DDD</sub>	-	V <sub>DDD</sub> + 0.5	V
$\Delta V_{I}$	input hysteresis		0.2	-	_	V
ILI	input leakage current	note 2	-10	-	+10	μA
C <sub>i</sub>	input capacitance		_	-	10	pF
SCKI and	SWSI	-				
VIL	LOW level input voltage	note 1	-0.5	_	+0.8	V
V <sub>IH</sub>	HIGH level input voltage	note 1	2.0	-	V <sub>DDD</sub> + 0.5	V
ILI	input leakage current		-10	-	+10	μA
C <sub>i</sub>	input capacitance		_	-	10	pF
Crystal os	cillator input XIN	1				
VIL	LOW level input voltage		-0.5	_	+0.8	V
V <sub>IH</sub>	HIGH level input voltage		0.7V <sub>DDD</sub>	-	V <sub>DDD</sub> + 0.5	V
ILI	input leakage current	note 2	-10	-	+10	μA
Ci	input capacitance		-	_	10	pF
Outputs				•		•
SWSO, SO	CKO AND SDO					
V <sub>OL</sub>	LOW level output voltage	–400 μA; note 1	_	_	+0.4	V
V <sub>OH</sub>	HIGH level output voltage	20 μA; note 1	2.4	_	_	V
CL	load capacitance		_	-	50	pF
ILI	leakage current in 3-state	note 2	-10	-	+10	μA
XSYS1 AN	D XSYS2					
V <sub>OL</sub>	LOW level output voltage	–400 μA; note 1	_	_	0.4	V
V <sub>OH</sub>	HIGH level output voltage	20 μA; note 1	2.4	_	_	V
CL	load capacitance		-	-	35	pF
DCKO	1				I	
V <sub>OL</sub>	LOW level output voltage	–400 μA; note 1	_	_	1.0	V
V <sub>OH</sub>	HIGH level output voltage	20 µA; note 1	V <sub>DDD</sub> – 1.0	-	_	V
CL	load capacitance			_	20	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input/outp	outs DIOR and DIOL					
V <sub>IL</sub>	LOW level input voltage	note 1	-0.5	_	+0.8	V
V <sub>IH</sub>	HIGH level input voltage	note 1	2.0	-	V <sub>DDD</sub> + 0.5	V
Zi	input impedance		_	35	-	kΩ
Ci	input capacitance		-	_	10	pF
V <sub>OL</sub>	LOW level output voltage	–400 μA; note 1	_	-	1.0	V
V <sub>OH</sub>	HIGH level output voltage	20 µA; note 1	V <sub>DDD</sub> - 1.0	-	-	V
CL	load capacitance		-	_	20	pF
Crystal os	cillator input XIN and output X	OUT				
f <sub>xtal</sub>	crystal operating frequency	note 3	4.608	256f <sub>s</sub> or 512f <sub>s</sub>	27.136	MHz
G <sub>m</sub>	mutual conductance	100 kHz	1.5	_	-	mA/V
Gv	small signal voltage gain	$G_v = G_m \times R_o$	-	3.5	-	V/V
Ci	input capacitance		-	_	10	pF
C <sub>FB</sub>	feedback capacitance		-	-	5	pF
Co	output capacitance		-	_	10	pF
I <sub>LI</sub>	input leakage current	note 2	–10	_	+10	μA
Timing						
External cl	ock input XIN					
f <sub>i</sub>	input frequency	note 3	4.608	256f <sub>s</sub> or 512f <sub>s</sub>	27.136	MHz
t <sub>r</sub>	input rise time	V <sub>IL</sub> to V <sub>IH</sub>	_	-	10	ns
t <sub>f</sub>	input fall time	V <sub>IH</sub> to V <sub>IL</sub>	_	_	10	ns
msr	mark-space ratio	slave mode; 256f <sub>s</sub>	45	-	55	%
		slave mode; 512f <sub>s</sub>	40	_	60	%
System cl	ock outputs XSYS1 and XSYS	<b>2</b> (note 4)				
t <sub>r</sub>	output rise time	V <sub>OL</sub> to V <sub>OH</sub>	-	_	15	ns
t <sub>f</sub>	output fall time	V <sub>OH</sub> to V <sub>OL</sub>	-	-	15	ns
t <sub>H</sub>	output HIGH time (relative to clock period)	note 5	40	50	60	%
1-bit code	outputs (see Fig.4); 1-bit code	<b>e inputs</b> (see Fig.5)				
CLOCK DC	KO					
t <sub>r</sub>	clock output rise time	note 6	-	_	15	ns
t <sub>f</sub>	clock output fall time	note 6	-	-	15	ns
t <sub>H</sub>	clock output HIGH time		45	-	-	ns
tL	clock output LOW time		45	_	-	ns

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DATA DIOL						
t <sub>dor</sub>	data output rise time	note 6	_	_	15	ns
t <sub>dof</sub>	clock output fall time	note 6	_	_	15	ns
t <sub>d</sub>	data output delay time (relative to DCKO)	note 6	-30	-	+30	ns
t <sub>dir</sub>	data input rise time		-	-	20	ns
t <sub>dif</sub>	data input fall time		-	-	20	ns
t <sub>su</sub>	data input set-up time (relative to DCKO)		30	-	-	ns
t <sub>h</sub>	data input hold time (relative to DCKO)		30	-	-	ns
Serial data	a outputs (see Fig.6)					
CLOCK SCI	KO					
t <sub>r</sub>	clock output rise time	note 7	-	-	30	ns
t <sub>f</sub>	clock output fall time	note 7	_	-	30	ns
WORD SELE	ECT SWSO			1		
t <sub>r</sub>	word select output rise time	note 7	_	-	30	ns
t <sub>f</sub>	word select output fall time	note 7	-	-	30	ns
t <sub>sr</sub>	word select output set-up time	note 8	100	-	-	ns
t <sub>hr</sub>	word select output hold time	note 8	100	_	_	ns
CLOCK SCI	KI (note 9)					
t <sub>r</sub>	clock input rise time		-	_	100	ns
t <sub>f</sub>	clock input fall time		_	-	100	ns
t <sub>HC</sub>	clock input HIGH time		50	_	_	ns
t <sub>LC</sub>	clock input LOW time		50	-	-	ns
WORD SELE	ECT SWSI (note 9)					
t <sub>r</sub>	word select input rise time		-	-	100	ns
t <sub>f</sub>	word select input fall time		-	-	100	ns
t <sub>sr</sub>	word select input set-up time	note 10	100	-	-	ns
t <sub>hr</sub>	word select input hold time	note 10	100	-	-	ns
DATA SDO						
t <sub>r</sub>	data output rise time	note 7	-	-	30	ns
t <sub>f</sub>	data output fall time	note 7	-	-	30	ns
t <sub>dod</sub>	data output delay time	note 10	-100	_	+100	ns
t <sub>sr</sub>	data output set-up time	note 8	100	-	-	ns
t <sub>hr</sub>	data output hold time	note 8	100	-	-	ns

## Bitstream conversion ADC

## for digital audio systems

#### SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT Analog part VOLTAGE REFERENCE VrefL AND VrefR input voltage 2.0 2.3 2.7 V VI Current reference Iref (note 11) lo output current А V<sub>refR</sub> $\overline{13 \, k\Omega}$ **DAC** reference INPUT VDACN V VI input voltage VSSA INPUT VDACP V Vı input voltage V<sub>DDA</sub> Sigma-Delta modulator inputs PINR, NINR, PINL and NINL V input voltage (RMS value) note 12 1 V<sub>I(rms)</sub> ADC performance (note 13) THD + N total harmonic at -1 dB digital output; -90 -85 dB distortion + noise note 14 (0.003%)(0.0056%)DR dynamic range note 14 93 97 dB \_ dB channel separation $f_i = 1 \text{ kHz}$ ; note 15 100 $\alpha_{cs}$ -1.5 -1 -0.5 dB G gain note 16 1.25 group delay (in pass band) ms t<sub>gd</sub>

## Notes

- 1. Minimum  $V_{IL}$ ,  $V_{OL}$  and maximum  $V_{IH}$ ,  $V_{OH}$  are peak values to allow for transients.
- 2.  $I_{LI}$  minimum and  $I_{LO}$  minimum measured at  $V_I = 0$  V;  $I_{LI}$  maximum and  $I_{LO}$  maximum measured at  $V_I = V_{DDD}$ .
- 3. f<sub>xtal</sub> is a multiple of the system sampling frequency f<sub>s</sub> which can vary between 18 and 53 kHz.
- 4. Output times are measured with a capacitive load of 35 pF; XSYS2 is the master clock frequency divided by 2.
- 5.  $t_H$  valid only when used with XTAL, with 50% input mark space ratio; XSYS1 ( $t_H$ ) is measured at  $\frac{1}{2}V_{DDD}$ .
- 6. Output times are measured with a capacitive load of 20 pF.
- 7. Output times are measured with a capacitive load of 50 pF.
- 8. Relative to SCKO in master mode.
- In slave mode the number of SCKI clocks in each channel should be <33 and the same in both. The polarity of SWSI
  indicates left/right channel.</li>
- 10. Relative to SCKI in slave mode.
- 11.  $I_{ref}$  connected to 0 V via a 13  $k\Omega$  resistor.
- 12. The maximum recommended input voltage (referred to as 0 dB) yields a –1 dB output (relative to full-scale digital swing). The input voltage scales with V(V<sub>DACP</sub>) V(V<sub>DACN</sub>); almost equal to V<sub>DDA</sub>, hence:

$$V_{I} (0 \text{ dB}) = \frac{\left[V (V_{DACP}) - V (V_{DACN})\right]}{5} V (RMS \text{ value})$$

13. Device measured with external components as shown in recommended application diagram (see Fig.7).

- 14. Typical values are for 18-bit performance, minimum and/or maximum values are for 16-bit performance.
- 15. This is the ratio (in dB) of the digital output amplitude of single tone, in one channel, to the digital output amplitude of the same tone in the measurement channel. This definition presupposes that the channels have the same gain.











### **APPLICATION INFORMATION**



### PACKAGE OUTLINE



### SOLDERING

#### Plastic quad flat packages

#### BY WAVE

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 °C within 6 s. Typical dwell time is 4 s at 250 °C.

A modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

#### BY SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be

#### Product specification

## SAA7360

applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at 45 °C.

REPAIRING SOLDERED JOINTS (BY HAND-HELD SOLDERING IRON OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two, diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to  $300 \,^{\circ}$ C. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and 320  $^{\circ}$ C. (Pulse-heated soldering is not recommended for SO packages.)

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

#### DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.

#### Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

SAA7360

NOTES

SAA7360

NOTES

## Philips Semiconductors – a worldwide company

Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367 Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466 Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211 Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, Tel. (31)40 783 749, Fax. (31)40 788 399 Brazil: Rua do Rocio 220 - 5<sup>th</sup> floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil. P.O. Box 7383 (01064-970) Tel. (011)821-2333, Fax. (011)829-1849 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS: Tel. (800) 234-7381, Fax. (708) 296-8556 Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730 Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17, 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549 Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (032)88 2636, Fax. (031)57 1949 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. (9)0-50261, Fax. (9)0-520971 France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. (01)4099 6161, Fax. (01)4099 6427 Germany: P.O. Box 10 63 23, 20043 HAMBURG, Tel. (040)3296-0, Fax. (040)3296 213. Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240 Hong Kong: PHILIPS HONG KONG Ltd., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, N.T., Tel. (852)424 5121, Fax. (852)480 6960/480 6009 India: Philips INDIA Ltd, Shivsagar Estate, A Block , Dr. Annie Besant Rd. Worli, Bombay 400 018 Tel. (022)4938 541, Fax. (022)4938 722 Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)640 000, Fax. (01)640 200 Italy: PHILIPS SEMICONDUCTORS S.r.I. Piazza IV Novembre 3, 20124 MILANO Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. (03)3740 5028, Fax. (03)3740 0580 Korea: (Republic of) Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556 Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB Tel. (040)783749, Fax. (040)788399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. (022)74 8000, Fax. (022)74 8341

Pakistan: Philips Electrical Industries of Pakistan Ltd., Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton, KARACHI 75600. Tel. (021)587 4641-49. Fax. (021)577035/5874546. Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc, 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (02)810 0161, Fax. (02)817 3474 Portugal: PHILIPS PORTUGUESA, S.A. Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA, Tel. (01)4163160/4163333, Fax. (01)4163174/4163366. Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500 South Africa: S.A. PHILIPS Pty Ltd. 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. (011)470-5911, Fax. (011)470-5494. **Spain:** Balmes 22, 08007 BARCELONA, Tel. (03)301 6312, Fax. (03)301 42 43 Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 77 30 Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978, TAIPEI 100, Tel. (02)388 7666, Fax. (02)382 4382. Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND, Tel. (662)398-0141, Fax. (662)398-3319. Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. (0212)279 27 70, Fax. (0212)282 67 07 United Kingdom: Philips Semiconductors LTD., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. (0181)730-5000, Fax. (0181)754-8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556 Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601 Internet: http://www.semiconductors.philips.com/ps/ For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BE-p,

International Marketing and Sales, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax. +31-40-724825

SCD38 © Philips Electronics N.V. 1995

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

513061/1500/03/pp20 Document order number: Date of release: 1995 Apr 24 9397 750 00081

## **Philips Semiconductors**



