INTEGRATED CIRCUITS



Objective specification File under Integrated Circuits, IC01 1996 Jun 17



Objective specification

Bitstream conversion ADC for digital audio systems

FEATURES

- Total Harmonic Distortion plus Noise (THD + N) = -88 dB (0.004%); DR = 93 dB; S/N = 97 dB
- Simple interfacing to analog inputs
- Small, non-critical PCB layout
- Low pin-out SO24 package (pin-compatible to SAA7366)
- 4 flexible serial interface modes
- 4.5 to 5.5 V operation
- Standby mode
- Detection of digital signal ≥-1 dB amplitude
- · Up to 18 significant bits serial output
- Selectable high-pass filter.

APPLICATIONS

The device is designed for the digital acquisition of analog audio signals for digital audio systems such as:

- Compact Disc-Recordable (CD-R)
- Digital Compact Cassette (DCC)
- Digital Audio Tape (DAT).

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DDD}	digital supply voltage		4.5	5.0	5.5	V
I _{DDD}	digital supply current		_	17	-	mA
V _{DDA}	analog supply voltage		4.5	5.0	5.5	V
I _{DDA}	analog supply current		-	13	-	mA
f _{BCK}	clock input frequency		4.60	12.288	12.8	MHz
f _s	sample rate		18	48	50	kHz
THD + N	total harmonic distortion plus noise	at 0 dB input	-	-88	-80	dB
DR	dynamic range	at –60 dB	90	93	-	dB
S/N	signal-to-noise ratio		_	97	-	dB

ORDERING INFORMATION

TYPE		PACKAGE			
NUMBER	DESCRIPTION	VERSION			
SAA7367	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1		



GENERAL DESCRIPTION

The SAA7367 is a CMOS low-cost stereo Analog-to-Digital Converter (ADC) using the Philips bitstream conversion technique.



PINNING

SYMBOL	PIN	DESCRIPTION
SFOR	1	TTL level input; in normal mode this input selects the serial interface output format; output format is selected as follows:
		SFOR = HIGH selects Format 1
		SFOR = LOW selects Format 2 (similar to I^2S)
STDB	2	schmitt-trigger input; in normal mode, this input is used to select standby mode:
		STDB = HIGH selects normal operation
		STDB = LOW selects standby mode (low power consumption)
OVLD	3	TTL level output; in normal mode this output indicates whether the internal digital signal is within 1 dB of maximum; if so, the output will go HIGH for 131072 clock cycles (approximately 11 ms); in standby mode this output is forced LOW
CKIN	4	CMOS level input; system clock input; nominally clocked at 256fs
V _{DDD}	5	digital supply voltage (4.5 to 5.5 V)
V _{SSD}	6	digital ground
SDO	7	TTL level output (3-state); in normal mode this pin outputs data from the serial interface; in standby mode, this output is high impedance
SWS	8	TTL level input/output; serial interface word select signal; in master mode (SLAVE = LOW), this pin outputs the serial interface word select signal; in slave mode (SLAVE = HIGH), this pin is the word select input to the serial interface; in standby mode (STDB = LOW) this pin is always an input (high impedance); for polarity: see Table 1
SCK	9	TTL level input/output; in master mode (SLAVE = LOW) the pin outputs the serial interface bit clock; in slave mode (SLAVE = HIGH) this pin is the input for the external bit clock; data on SDO is clocked out on the HIGH-to-LOW transition of SCK; the data is valid on the LOW-to-HIGH transition
TEST1	10	Test 1; TTL level input with internal pull-down; in slave mode (slave = HIGH), this pin is used to select extra serial interface formats (see Table 2)
HPEN	11	TTL level input; this input is used to enable the internal high-pass filter when HIGH; in scan-test mode (TESTB = LOW and TEST1 = LOW) this pin functions as 'scan chain c' input
TESTB	12	Test B; CMOS level input with internal pull-up; in normal applications, this input should be left HIGH
V _{SSA}	13	analog ground; this pin is internally connected to V_{SS} via the on-chip substrate contacts
I _{ref}	14	current reference generator output; 33 k Ω in parallel with 22 nF is connected from this pin to V_{SSA}
V _{refR}	15	right channel analog reference output voltage (1/2VDDA)
BIR	16	buffer operational amplifier inverting input for right channel
BOR	17	buffer operational amplifier output for right channel
V _{DACN}	18	negative 1-bit DAC reference voltage input, connected to 0 V
V _{DACP}	19	positive 1-bit DAC reference voltage input, connected to +5 V
BOL	20	buffer operational amplifier output for left channel
BIL	21	buffer operational amplifier inverting input for left channel
V _{refL}	22	left channel analog reference output voltage $(\frac{1}{2}V_{DDA})$
V _{DDA}	23	analog supply voltage (4.5 to 5.5 V)

SAA7367

SYMBOL	PIN	DESCRIPTION
SLAVE	24	TTL level input; used to select the serial interface operating mode:
		SLAVE = HIGH selects slave mode
		SLAVE = LOW selects master mode

Table 1 SWS polarity

	POLARITY		
SLAVE AND TEST1	SWS	SFOR	POLARIT
SLAVE = LOW or TEST1 = LOW	LOW	LOW	left data
	LOW	HIGH	right data
SLAVE = HIGH and TEST1 = HIGH	LOW	LOW	right data
	LOW	HIGH	left data

Table 2 Selection of serial interface formats via TEST1

CONDITIONS		
SFOR	TEST1	SELECTED FORMAT
HIGH	LOW	format 1
	HIGH	format 2
LOW	LOW	format 3
	HIGH	format 4



FUNCTIONAL DESCRIPTION

General

The SAA7367 is a bitstream conversion CMOS ADC for digital audio systems. The conversion is achieved using a third-order Sigma-Delta Modulator (SDM), running at 128 times the output sample frequency (f_s). The high oversampling ratio greatly simplifies the design of the analog input anti-alias filter. In most events, the internal buffer operational amplifier, configured as a low-pass filter, will suffice. The 1-bit code from the SDM is filtered and down-sampled (decimated) to 1 f_s by Finite Impulse Response (FIR) filters. An optional I²R high-pass filter is provided to remove DC, if required. The device has been designed with ease of use, low board area and low application costs in mind.

Clock frequency

The external clock input on pin CKIN runs at $\rm 256f_{s},$ which can range from 18 to 50 kHz.

Input buffer

Two input buffers are provided, one for each channel, for signal amplitude matching, signal buffering and anti-alias filter purposes. These are configured for inverting use. Access is provided by pins BIL, BIR (inverting inputs) and BOL, BOR (outputs), for left and right channels respectively. By the choice of feedback component values, the application signal amplitude can be matched to the requirements of the ADC.

Typically, the operational amplifiers are configured as low-pass filters with a gain of 1 and a pole at approximately $5f_s$.

Remark: the complete ADC is non-inverting. Hence, a positive DC input (referenced to V_{ref}) will yield a positive digital output.

Input level

The overall system gain is proportional V_{DDA}, or more accurately the potential difference between the DAC reference voltages (V_{VDACP}) and (V_{VDACN}). For convenience, the ADC input signal amplitude is defined as that amplitude seen on BOL or BOR, the operational amplifier outputs (i.e. the input to the SDM). Also, the 0 dB input level is defined as that which gives a -1 dB (actually -1.12 dB) digital output, relative to full-scale swing. This reduced gain provides headroom to accommodate small random DC offsets, without causing the digital output to clip.

Hence:

$$V_{I} (0 \text{ dB}) = \frac{(V_{VDACP} - V_{VDACN})}{5 \text{ V (RMS)}}$$

The user of the IC should ensure that, when all sources of signal amplitude variation are taken into account, the maximum input signal should conform to the 0 dB level. In the event that the maximum signal level cannot be pre-determined, e.g. live microphone input, the average signal level should be set at -10 to -20 dB down. The exact value will depend on the application and the balance between headroom and operating Signal-to-Noise Ratio (SNR).

Behaviour during overload

As previously defined, the maximum input level for normal operation is 0 dB. If the input level exceeds this value, clipping may occur. Within the system, excessive amplitudes are detected after the high-pass filter. Infringements are limited to the maximum permitted positive or negative values $2^{17} - 1$ or -2^{17} respectively.

SAA7367

Input signals in the range 0 to 1 dB may or may not be clipped, depending on the values of DC dither and small random offsets in the analog circuitry.

When using the recommended application circuitry, clipping will initially be observed on negative peaks, due to the use of negative DC dither.

The maximum level of overload that can be safely tolerated is application circuit dependent. In the case of the recommended circuit, the following applies: the inverting operational amplifier inputs BIL and BIR are protected from excessive voltages (currents) by diodes to V_{DDA} and V_{SSA}. These have absolute maximum ratings of I_d = ± 20 mA, with a safe practical limit of ± 2 mA.

Given the input resistor of 10 k Ω , ±2 mA diode current and the operation of the operational amplifier, a maximum signal (applied to the input resistor) of ±30 V can be handled safely. This level represents an overload of 26 dB.

During overload, the in-band portion of the waveform will be correctly converted. The out-of-band portion will be limited as previously detailed.

Sigma-Delta Modulator (SDM)

The SAA7367 uses two third-order SDMs with a quantization noise floor of approximately -104 dB. The scaling of the feedback has been optimized for stable operation, even during overload. Thus, with a maximum signal swing of 0 V to V_{DDA} on the input, the digital output remains well-behaved, i.e. it does not burst into random oscillation. During overload, the output is simply a clipped version of the input. The gain of this stage is -4.64 dB.

Decimation filter

Decimation from $128f_s$ is performed in two stages. The first stage, a comb filter, uses 64 symmetrical coefficients to implement a 3rd sin $\frac{1}{x}$ characteristic. This filter decimates from 128 to $8f_s$. The second stage, an FIR filter, consists of three half-band filters, each decimating by a factor of 2. The overall characteristics are given in Table 3.

ITEM	CONDITION	VALUE (dB)
Pass band ripple	0 to 0.45f _s	±0.1
	0.45 to 0.47f _s	-0.5
Stop band	>0.55f _s	-60
Dynamic range	0 to 0.42fs	110
Gain	DC	3.52

Table 3	Overall filter	characteristics
Iable J		Characteristics

High-pass filter

An optional I²R high-pass filter is provided to remove unwanted DC components. The operation is selected when HPEN is HIGH and deselected when LOW. The filter has the characteristics given in Table 4.

 Table 4
 High-pass filter characteristics

ITEM	CONDITION	VALUE (dB)
Pass band ripple		none
Pass band gain		0
Droop	at 0.00042f _s	0.146
Attenuation at DC	at 0.00000036f _s	>40
Dynamic range	0 to 0.45f _s	>110

Serial interface

The serial interface provides 2 formats in master mode and 4 in slave mode (see Figs 3 and 4). Format 2 is similar to Philips I²S. In all modes, the interface provides up to 18 significant bits of output data per channel. During standby mode (STDB = LOW), all interface pins are in their high impedance state. On recovery from standby, the serial data output SDO is held LOW until valid data is available from the decimation filter. This time depends on whether the high-pass filter is selected:

HPEN = 0; T = 1024/f_s, T = 21.3 ms when f_s = 48 kHz HPEN = 1; T = 12288/f_s, T = 256.0 ms when f_s = 48 kHz

Overload detection

The OVLD output is used to indicate when the output data, in either the left or right channel, is greater than -1 dB (actual figure -1.023 dB) of the maximum possible digital swing. When this condition is detected, the OVLD output is forced HIGH for at least $512f_s$ cycles (10.6 ms at $f_s = 48 \text{ kHz}$). This time-out is reset for each infringement.

Standby mode

The STDB pin activates a power saving mode when the device function is not required. This pin can also be used as a chip enable.

On a HIGH-to-LOW transition of the STDB pin, the internal control circuitry starts a timed power-down sequence. This takes approximately 32 system clock cycles to complete. Transitions on STDB that are shorter than 32 clock cycles may have an indeterminate effect. However, the device will always recover correctly.

During standby, the following occurs:

- The internal logic clock is disabled
- The serial interface pins are forced to high impedance
- The OVLD output is forced LOW
- The analog circuitry is disabled
- The nominal external analog node voltages are maintained by a low-power circuit. This feature ensures a fast recovery from standby mode.

Note: since the serial interface pins are high impedance during standby, these pins could be wire-ORed with other serial interface ICs.

On a LOW-to-HIGH transition, the device reverts back to normal operation. This process takes approximately 256 system clock cycles. Before SDO is enabled, the output data is forced LOW. SDO remains LOW until good data is available from the decimation filter (see Section "Serial interface").

The STDB pin has a Schmitt-trigger input. A simple power-on-reset function can be effected using an external capacitor to V_{SS} and resistor to V_{DD} .

TEST1

This pin is used to select the serial interface format in slave mode.

SAA7367

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{DDA}	analog supply voltage (note 1)	-0.5	+6.5	V
VI	DC input voltage	-0.5	+6.5	V
I _{IK}	DC input clamp diode current	-	±20	mA
Vo	DC output voltage	-0.5	V _{DD} + 0.5	V
Io	DC output source or sink current	-	±20	mA
I _{DD(tot)}	total DC supply current	-	±0.5	A
I _{SStot}	total DC supply current	-	±0.5	A
T _{amb}	operating ambient temperature	-40	+85	°C
T _{stg}	storage temperature	-65	+150	°C

Note

1. V_{SSD} and V_{SSA} must be connected to a common potential.

QUALITY SPECIFICATION

In accordance with "SNW-FQ-611-E". The number of the quality specification can be found in the "Quality Reference Handbook". The handbook can be ordered using the code 9397 750 00192.

CHARACTERISTICS

 V_{DDD} = 4.5 to 5.5 V; V_{DDA} = 4.5 to 5.5 V; f_s = 18 to 50 kHz; T_{amb} = -40 to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies					I	
V _{DDD}	digital supply voltage		4.5	5	5.5	V
I _{DDD}	digital supply current	f _s = 48 kHz	-	17	-	mA
V _{DDA}	analog supply voltage		4.5	5	5.5	V
I _{DDA}	analog supply current		-	13	-	mA
P _{tot}	total power dissipation	f _s = 48 kHz	-	150	-	mW
I _{stb}	standby supply current		-	160	-	μA
P _{stb}	standby power consumption		-	800	-	μW
Digital part: ir	puts					
SFOR, SLAVE	AND HPEN					
V _{IL}	LOW level input voltage		-0.5	-	+0.8	V
V _{IH}	HIGH level input voltage		2.0	_	V _{DD} + 0.5	V
ILI	input leakage current		-10	-	+10	μA
Ci	input capacitance		-	-	10	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
CKIN	l.	I	ļ	ł		
V _{IL}	LOW level input voltage		-0.5	_	0.3V _{DD}	V
V _{IH}	HIGH level input voltage		0.7V _{DD}	_	V _{DD} + 0.5	V
	input leakage current		-10	_	+10	μA
C _i	input capacitance		_	_	10	pF
TEST1						
V _{IL}	LOW level input voltage		-0.5	_	+0.8	V
VIH	HIGH level input voltage		2.0	_	V _{DD} + 0.5	V
R _i	internal resistance to V _{SS}		_	50	_	kΩ
Ci	input capacitance		_	_	10	pF
TESTB						
V _{IH}	HIGH level input voltage		0.7V _{DD}	_	V _{DD} + 0.5	V
R _i	internal resistance to V _{DD}		_	50	_	kΩ
STDB (SCHMIT	T TRIGGER)			1		
V _{IL}	LOW level input voltage		-0.5	_	0.4V _{DD}	V
V _{IH}	HIGH level input voltage		0.6V _{DD}	_	V _{DD} + 0.5	V
V _{hys}	hysteresis voltage		200	_	-	mV
ILI	input leakage current		-10	_	+10	μA
Ci	input capacitance		_	_	10	pF
Digital part: in	puts/outputs					
SWS AND SCK						
V _{IL}	LOW level input voltage		-0.5	_	+0.8	V
VIH	HIGH level input voltage		2.0		V _{DD} + 0.5	V
 I _{LI}	3-state leakage current		-10	_	+10	μA
Ci	input capacitance		_	_	10	pF
V _{OL}	LOW level output voltage	I _O = -400 μA	_	_	0.4	V
V _{OH}	HIGH level output voltage	I _O = 20 μA	2.4	_	_	V
CL	output load capacitance	note 1	_	_	50	pF
Digital part: o	utputs					
OVLD	-					
V _{OL}	LOW level output voltage	I _O = -400 μA	_	_	0.4	V
V _{OH}	HIGH level output voltage	$I_0 = 20 \mu A$	2.4	_	_	V
CL	output load capacitance	note 1	_	_	50	pF
SDO	1					1
V _{OL}	LOW level output voltage	I _O = -400 μA	_	_	0.4	V
V _{OH}	HIGH level output voltage	$I_0 = 20 \mu$ A	2.4	_	_	V
	3-state leakage current			_	+10	μΑ
CL	output load capacitance	note 1	-	_	50	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Digital part: t	imings				-	
CKIN						
t _r	input rise time		_	_	10	ns
t _f	input fall time		_	-	10	ns
f _i input frequency			4.60	-	12.8	MHz
msr	mark-to-space ratio	f _s > 32 kHz	40	-	60	%
		$f_s \le 32 \text{ kHz}$	30	_	70	%
Serial Interfac	ce master and slave modes (se	e Figs 5 and 6)				
SCK						
t _r	rise time	C _L = 50 pF;	-	-	50	ns
		note 1				
t _f	fall time	$C_L = 50 \text{ pF};$ note 1	-	_	50	ns
tL	LOW time	$T = \frac{1}{64}f_{s}$	0.4T	-	0.6T	ns
t _H	HIGH time	$T = \frac{1}{64}f_{s}$	0.4T	-	0.6T	ns
f _{clk}	clock frequency	master mode	64f _s	64fs	64f _s	MHz
		slave mode	-	-	64f _s	MHz
t _{idle}	burst clock idle time	slave mode; T = 1/f _s	0	_	0.5T	ns
SWS						
t _r	rise time	C _L = 50 pF; note 1	-	-	50	ns
t _f	fall time	C _L = 50 pF; note 1	-	-	50	ns
tL	LOW time	$T = 1/f_s$	0.05T	0.5T	0.95T	ns
t _H	HIGH time	$T = 1/f_s$	0.05T	0.5T	0.95T	ns
f _S	frequency		1f _s	1f _s	1f _s	MHz
t _d	delay from SCK	master mode	-50	_	+50	ns
		slave mode	50	-		ns
t _{su}	set-up time to SCK	slave mode	150	-	-	ns
SDO						
t _h	data output hold time		100	-	-	ns
t _{su}	data output set-up time		50	-	-	ns
t _r	data output rise time	C _L = 50 pF; note 1	-	-	50	ns
t _f	data output fall time	C _L = 50 pF; note 1	-	-	50	ns

SAA7367

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Analog part a	t: V _{DD} = V _{DDA} = 5 V; T _{amb} = 25 °C	ł	ļ	1	1	_1
V_{refL} and V_{refR}						
Vo	output voltage		0.475V _{DDA}	0.5V _{DDA}	0.525V _{DDA}	V
R _{DC}	DC impedance	normal mode	_	1.3	-	kΩ
		standby mode	_	100	-	kΩ
CURRENT REFE	RENCE: I _{ref}					
Vo	out put voltage		_	0.5V _{DDA}	-	V
lo	output current	R = 33 kΩ	_	76	-	μA
V _{DACN}		-		•		
VI	input voltage		_	V _{SS}	-	V
V _{DACP}						
VI	input voltage		_	V _{DDA}	-	V
BUFFER OPERA	TIONAL AMPLIFIERS: BIL, BOL, BIR AN	D BOR				
V _{I(off)}	input offset voltage		-	<10	-	mV
RL	load resistance; (drive capability)	decoupled to V _{ref}	_	10	-	kΩ
Z _O	output impedance		_	100	-	Ω
THD + N	total harmonic distortion plus noise	f = 0 to 20 kHz	_	-87	-	dB
OVERALL PERFO	DRMANCE (ANALOG IN, DIGITAL OUT)			·	•	
t _{gd}	group delay time	$T = 1/f_s$	_	25T	-	s
α _{sb}	stop band attenuation	f > 0.546 f _s	60	_	-	dB
DR	dynamic range	0 to 20 kHz	90	93	-	dB
THD + N	total harmonic distortion plus noise	0 to 20 kHz	-	-88	-80	dB
S/N	signal-to-noise ratio A-w		-	97	-	dB
α _{cs}	channel separation		_	92	-	dB
G	gain	note 2	-1.4	-1	-0.8	dB

Notes

1. Load capacitance is valid for master mode only.

2. See also Section "Input level" of Chapter "Functional description"; valid for left or right channel.



SAA7367

Bitstream conversion ADC for digital audio systems







APPLICATION INFORMATION



PACKAGE OUTLINE

SO24: plastic small outline package; 24 leads; body width 7.5 mm



SAA7367

SOT137-1

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

1996 Jun 17

DEFINITIONS

Г

Data sheet status			
Objective specification	bjective specification This data sheet contains target or goal specifications for product development.		
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.		
Product specification	nis data sheet contains final product specifications.		
Limiting values			
more of the limiting values m of the device at these or at a	accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or hay cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification miting values for extended periods may affect device reliability.		
Application information			

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

SAA7367

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 805 4455, Fax. +61 2 805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101, Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 708 296 8556 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 1949 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 615 800, Fax. +358 615 80920 France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 23 52 60, Fax. +49 40 23 536 300 Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. +30 1 4894 339/911, Fax. +30 1 4814 240 Hungary: see Austria India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722 Indonesia: see Singapore Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 648 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +1 800 234 7381, Fax. +1 708 296 8556 Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 83749, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000. Fax. +47 22 74 8341 Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: UI. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 Portugal: see Spain Romania: see Italy Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 926 5361, Fax. +7 095 564 8323 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italv South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494 South America: Rua do Rocio 220 - 5th floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil, P.O. Box 7383 (01064-970), Tel. +55 11 821 2333, Fax. +55 11 829 1849 Spain: Balmes 22, 08007 BARCELONA, Tel. +34 3 301 6312, Fax. +34 3 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 632 2000, Fax. +46 8 632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2686, Fax. +41 1 481 7730 Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66 Chung Hsiao West Road, Sec. 1, P.O. Box 22978, TAIPEI 100, Tel. +886 2 382 4443, Fax. +886 2 382 4444 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707 Ukraine: PHILIPS UKRAINE, 2A Akademika Koroleva str., Office 165, 252148 KIEV, Tel. +380 44 476 0297/1642, Fax. +380 44 476 6991 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax, +44 181 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381, Fax. +1 708 296 8556 Uruguay: see South America Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 825 344, Fax.+381 11 635 777

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 1996

SCA49

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

517021/50/01/pp20

Date of release: 1996 Jun 17

Document order number: 9397 750 00914

Let's make things better.

Internet: http://www.semiconductors.philips.com/ps/



