### High-Performance 8-Bit CMOS Single-Chip Microcontroller

#### SAB 80C517A/83C517A-5

#### **Preliminary**

SAB 83C517A-5 SAB 80C517A Microcontroller with factory mask-programmable ROM

Microcontroller for external ROM

- SAB 80C517A/83C517A-5, up to 18 MHz operation
- 32 K x 8 ROM (SAB 83C517A-5 only, ROM-Protection available)
- 256 × 8 on-chip RAM
- 2 K × 8 on-chip RAM (XRAM)
- Superset of SAB 80C51 architecture:
  - 1 μs instruction cycle time at 12 MHz
  - 666 ns instruction cycle time at 18 MHz
  - 256 directly addressable bits
  - Boolean processor
  - 64 Kbyte external data and program memory addressing
- Four 16-bit timer/counters
- Powerful 16-bit compare/capture unit (CCU) with up to 21 high-speed or PWM output channels and 5 capture inputs
- Versatile "fail-safe" provisions
- Fast 32-bit division, 16-bit multiplication, 32-bit normalize and shift by peripheral MUL/DIV unit (MDU)

- Eight data pointers for external memory addressing
- Seventeen interrupt vectors, four priority levels selectable
- Genuine 10-bit A/D converter with 12 multiplexed inputs
- Two full duplex serial interfaces with programmable Baudrate-Generators
- Fully upward compatible with SAB 80C515, SAB 80C517, SAB 80C515A
- Extended power saving mode
- Fast Power-On Reset
- Nine ports: 56 I/O lines, 12 input lines
- Three temperature ranges available:


0 to 70 °C (T1)

- 40 to 85°C (T3)
- 40 to 110°C (T4)
- Plastic packages: P-LCC-84, P-MQFP-100-2

The SAB 80C517A/83C517A-5 is a high-end member of the Siemens SAB 8051 family of microcontrollers. It is designed in Siemens ACMOS technology and based on SAB 8051 architecture. ACMOS is a technology which combines high-speed and density characteristics with low-power consumption or dissipation.


While maintaining all the SAB 80C517 features and operating characteristics the SAB 80C517A is expanded in its "fail-safe" characteristics and timer capabilities. The SAB 80C517A is identical with the SAB 83C517A-5 except that it lacks the on-chip program memory. The SAB 80C517A/83C517A-5 is supplied in a 84-pin plastic leaded chip carrier package (P-LCC-84) and in a 100-pin plastic quad flat package (P-MQFP-100-2).

	SAB 80C517A/83C517A-5 Revision History 05.94					
Previous Relea	ses 01.94/08.93/11.92/10.91/04.91					
Page	Subjects (changes since last revision 04.91)					
5 4 6-14 several 2 25,26,30	<ul> <li>Pin configuration P-MQFP-100-2 added</li> <li>Pin differences updated</li> <li>Pin numbers for P-MQFP-100-2 package added</li> <li>Correction of P-MRFP-100 into P-MQFP-100-2</li> <li>Ordering information for -40 to +110°C versions</li> <li>Correction of register names S0RELL, SCON, ADCON, ICRON,</li> </ul>					
33 39 57 60	and SBUF  - Figure 4 corrected  - Figure 8 corrected  - PE/SWD function description completed  - Correct ordering numbers					
62 65 several 66 68	<ul> <li>Test condition for V<sub>OH</sub>, V<sub>OH1</sub> corrected</li> <li>t<sub>PXIZ</sub> name corrected</li> <li>t<sub>AVIV</sub>, t<sub>AZPL</sub> values corrected</li> <li>Minimum clock frequence is now 3.5 MHz</li> <li>t<sub>QVWH</sub> (data setup before WR) corrected and added</li> <li>t<sub>LLAX2</sub> corrected</li> </ul>					
Page	Subjects (changes since last revision 08.93)					
25 51	Corrected SFR name S0RELL     Below "Termination of HWPD Mode": 4th paragraph with ident corrected					
65 67 74	<ul> <li>Description of t<sub>LLIV</sub> corrected</li> <li>Program Memory Read Cycle: t<sub>PXAV</sub> added</li> <li>Oscillator circuit drawings: MQFP-100-2 pin numbers added.</li> </ul>					
Page	Subjects (changes since last revision 01.94)					
47	Minor changes on several pages     Table 6 corrected					



### **Ordering Information**


Туре	Ordering code	Package	Description 8-bit CMOS microcontroller
SAB 80C517A-N18	Q67120-C583	P-LCC-84	for outernal mamory 19 MHz
SAB 80C517A-M18	TBD	P-MRFP-100	for external memory,18 MHz
SAB 83C517A-5N18	Q67120-C582	P-LCC-84	with mask-programmable ROM, 18 MHz
SAB 80C517A-N18-T3	Q67120-C769	P-LCC-84	for external memory,18 MHz ext. temperature – 40 to 85 °C
SAB 83C517A-5N18-T3	Q67120-C771	P-LCC-84	with mask-programmable ROM, 18 MHz ext. temperature – 40 to 85 °C
SAB 83C517A-N18-T4	TBD	P-LCC-84	for external memory, 18 MHz ext. temperature -40 to +110°C
SAB 83C517A-5N18-T4	TBD	P-LCC-84	with mask-programmable ROM, 18 MHz ext. temperature -40 to +110°C




**Logic Symbol** 

The pin functions of the SAB 80C517A are identical with those of the SAB 80C517/80C537 with one exception:

Тур	SAB 80C517A	SAB 80C517/80C537
P-LCC-84, Pin 60	HWPD	
P-MQFP-100-2,Pin 36		N.C.



**Pin Configuration** (P-LCC-84)



Pin Configuration (P-MQFP-100-2)

### **Pin Definitions and Functions**

Symbol	Pin Number		I/O *)	Function
	P-LCC-84	P-MQFP-100-2		
P4.0 – P4.7	1-3,5-9	64 - 66, 68 - 72	1/0	is a bidirectional I/O port with internal pull-up resistors. Port 4 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 4 pins being externally pulled low will source current (I <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors.  This port also serves alternate compare functions. The secondary functions are assigned to the pins of port 4 as follows:  CM0 (P4.0): Compare Channel 0  CM1 (P4.1): Compare Channel 1  CM2 (P4.2): Compare Channel 3  CM4 (P4.4): Compare Channel 3  CM4 (P4.5): Compare Channel 5  CM6 (P4.6): Compare Channel 6  CM7 (P4.7): Compare Channel 7
PE/SWD	4	67		Power saving modes enable Start Watchdog Timer  A low level on this pin allows the software to enter the power down, idle and slow down mode. In case the low level is also seen during reset, the watchdog timer function is off on default.  Use of the software controlled power saving modes is blocked, when this pin is held on high level. A high level during reset performs an automatic start of the watchdog timer immediately after reset. When left unconnected this pin is pulled high by a weak internal pull-up resistor.

<sup>\*</sup> I = Input

O = Output

Symbol	Pir	Number	I/O *)	Function
	P-LCC-84	P-MQFP-100-2		
RESET	10	73	I	RESET A low level on this pin for the duration of one machine cycle while the oscillator is running resets the SAB 80C517A. A small internal pull-up resistor permits power-on reset using only a capacitor connected to $V_{\rm SS}$ .
V <sub>AREF</sub>	11	78		Reference voltage for the A/D converter.
VAGND	12	79		Reference ground for the A/D converter.
P7.7 -P7.0	13 - 20	80 - 87	I	Port 7 is an 8-bit unidirectional input port. Port pins can be used for digital input, if voltage levels meet the specified input high/low voltages, and for the lower 8-bit of the multiplexed analog inputs of the A/D converter, simultaneously.

<sup>\*</sup> I = Input

O = Output

Symbol	Pin	Number	I/O *)	Function
	P-LCC-84	P-MQFP-100-2		
P3.0 - P3.7	P-LCC-84		1/0	Port 3 is a bidirectional I/O port with internal pullup resistors. Port 3 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 3 pins being externally pulled low will source current (I <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors. Port 3 also contains the interrupt, timer, serial port 0 and external memory strobe pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate.  The secondary functions are assigned to the pins of port 3, as follows:  R × D0 (P3.0): receiver data input (asynchronous) or data input/output (synchronous) or serial interface  T × D0 (P3.1): transmitter data output (asynchronous) or clock output (synchronous) of serial interface 0  INTO (P3.2): interrupt 0 input/timer 0 gate control  INTO (P3.3): interrupt 1 input/timer 1
				gate control  - T0 (P3.4): counter 0 input
				- T1 (P3.5): counter 1 input
				WR (P3.6): the write control signal latches the data byte from port 0 into the external data memory
				RD (P3.7): the read control signal enables the external data memory to port 0

<sup>\*</sup> I = Input

O = Output

## Pin Definitions and Functions (cont'd)

Symbol	Pin Number		I/O *)	nction	
	P-LCC-84	P-MQFP-100-2			
P1.7 - P1.0	<b>P-LCC-84</b> 29 - 36	P-MQFP-100-2 98 - 100, 1, 6 - 9	I/O	Port 1 is a bidirectional I/O port with internal pull-up resistors. Port 1 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 1 pins being externally pulled low will source current (I <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors. It is used for the low order address byte during program verification. It also contains the interrupt, timer, clock, capture and compare pins that are used by various options. The output latch must be programmed to a one (1) for that function to operate (except when used for the compare functions).  The secondary functions are assigned to the port 1 pins as follows:  - INT3/CC0 (P1.0): interrupt 3 input/compare 0 output /capture 0 input  - INT4/CC1 (P1.1): interrupt 4 input / compare 1 output /capture 1 input  - INT5/CC2 (P1.2): interrupt 5 input / compare 2 output /capture 2 input  - INT6/CC3 (P1.3): interrupt 6 input / compare 3 output /capture 3 input  - INT2/CC4 (P1.4): interrupt 2 input / compare 4 output /capture 4 input  - T2EX (P1.5): timer 2 external reload trigger input	
				<ul><li>CLKOUT (P1.6): system clock output</li><li>T2 (P1.7): counter 2 input</li></ul>	

<sup>\*</sup> I = Input O = Output

Semiconductor Group

Symbol	Pin Number		I/O *)	Function
	P-LCC-84	P-MQFP-100-2		
XTAL2	39	12	-	XTAL2 Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL1	40	13	_	XTAL1 Output of the inverting oscillator amplifier. To drive the device from an external clock source, XTAL2 should be driven, while XTAL1 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is devided down by a divide-by-two flip-flop. Minimum and maximum high and low times as well as rise/fall times specified in the AC characteristics must be observed.
P2.0 - P2.7	41 - 48	14 - 21	I/O	is a bidirectional I/O port with internal pull-up resistors. Port 2 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as in-puts. As inputs, port 2 pins being externally pulled low will source current ( <i>I</i> <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pull-up resistors when issuing1 s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 issues the contents of the P2 special function register.

<sup>\*</sup> I = Input

O = Output

Symbol	Pin Number		I/O *)	Function
	P-LCC-84	P-MQFP-100-2	]	
PSEN	49	22	0	The Program Store Enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periodes except during external data memory accesses. Remains high during internal program execution.
ALE	50	23	0	The Address Latch Enable output is used for latching the address into external memory during normal operation. It is activated every six oscillator periodes except during an external data memory access
ĒĀ	51	24	I	External Access Enable When held at high level, instructions are fetched from the internal ROM (SAB 83C517A-5 only) when the PC is less than 8000H. When held at low level, the SAB 80C517A fetches all instructions from external program memory. For the SAB 80C517A this pin must be tied low
P0.0 - P0.7	52 - 59	26 - 27, 30 - 35	I/O	Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1 s written to them float, and in that state can be used as high- impe-dance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program or data memory. In this application it uses strong internal pull-up resistors when issuing 1 s. Port 0 also out-puts the code bytes during program verification in the SAB 83C517A if ROM-Protection was not enabled. External pull-up resistors are required during program verification.

<sup>\*</sup> I = Input

O = Output

Symbol	Pin Number		I/O *)	Function
	P-LCC-84	P-MQFP-100-2		
HWPD	60	36	I	Hardware Power Down A low level on this pin for the duration of one machine cycle while the oscillator is running resets the SAB 80C517A. A low level for a longer period will force the part to Power Down Mode with the pins floating. (see table 7)
P5.7 - P5.0	61 - 68	37 - 44	I/O	is a bidirectional I/O port with internal pull-up resistors. Port 5 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 5 pins being externally pulled low will source current ( <i>I</i> <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors. This port also serves the alternate function "Concurrent Compare" and "Set/Reset Compare". The secondary functions are assigned to the port 5 pins as follows:  — CCM0 to CCM7 (P5.0 to P5.7):
OWE	69	45	I/O	Concurrent compare or Set/Reset  Oscillator Watchdog Enable A high level on this pin enables the oscillator watchdog. When left unconnected this pin is pulled high by a weak internal pull-up resistor. When held at low level the oscillator watchdog function is off.

<sup>\*</sup> I = Input O = Output

Symbol	Pin Number		I/O *)	Function
	P-LCC-84	P-MQFP-100-2	1	
P6.0 - P6.7	70 - 77	46 - 50, 54 - 56	1/0	Port 6 is a bidirectional I/O port with internal pull- up resistors. Port 6 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 6 pins being externally pulled low will source current ( <i>I</i> <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors. Port 6 also contains the external A/D converter control pin and the transmit and receive pins for serial channel 1. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. The secondary functions are assigned to the pins of port 6, as follows:  – ADST (P6.0): external A/D converter
				start pin  - R × D1 (P6.1): receiver data input of serial interface 1
				<ul> <li>T x D1 (P6.2): transmitter data output of serial interface 1</li> </ul>
P8.0 - P8.3	78 - 81	57 - 60	I	Port 8 is a 4-bit unidirectional input port. Port pins can be used for digital input, if voltage levels meet the specified input high/low voltages, and for the higher 4-bit of the multiplexed analog inputs of the A/D converter, simultaneously

<sup>\*</sup> I = Input O = Output

Symbol	Pin Number		I/O *)	Function
	P-LCC-84	P-MQFP-100-2		
RO	82	61	0	Reset Output This pin outputs the internally synchronized reset request signal. This signal may be generated by an external hardware reset, a watchdog timer reset or an oscillator watch-dog reset. The reset output is active low.
$\overline{V_{SS}}$	37, 83	10, 62	_	Circuit ground potential
V <sub>CC</sub>	38, 84	11, 63	_	Supply Terminal for all operating modes
N.C.	_	2 - 5, 25, 28 - 29, 51 - 53, 74 - 77, 88 - 89	_	Not connected

<sup>\*</sup> I = Input

O = Output




Figure 1 Block Diagram

#### **Functional Description**

The SAB 80C517A is based on 8051 architecture. It is a fully compatible member of the Siemens SAB 8051/80C51 microcontroller family being an significantly enhanced SAB 80C517. The SAB 80C517A is therefore compatible with code written for the SAB 80C517.

Having an 8-bit CPU with extensive facilities for bit-handling and binary BCD arithmetics the SAB 80C517A is optimized for control applications. With a 18 MHz crystal, 58 % of the instructions are executed in 666.67 ns.

Being designed to close the performance gap to the 16-bit microcontroller world, the SAB 80C517A's CPU is supported by a powerful 32-/16-bit arithmetic unit and a more flexible addressing of external memory by eight 16-bit datapointers.

#### **Memory Organisation**

According to the SAB 8051 architecture, the SAB 80C517A has separate address spaces for program and data memory. Figure 2 illustrates the mapping of address spaces.




Figure 2 Memory Map

#### Program Memory ('Code Space')

The SAB 83C517A-5 has 32 Kbyte of on-chip ROM, while the SAB 80C517A has no internal ROM. The program memory can externally be expanded up to 64 Kbyte. Pin  $\overline{EA}$  controls whether program fetches below address 8000H are done from internal or external memory.

As a new feature the SAB 83C517A-5 offers the possibility of protecting the internal ROM against unauthorized access. This protection is implemented in the ROM-Mask. Therefore, the decision ROM-Protection 'yes' or 'no' has to be made when delivering the ROM-Code. Once enabled, there is no way of disabling the ROM-Protection.

Effect: The access to internal ROM done by an externally fetched MOVC instruction is disabled. Nevertheless, an access from internal ROM to external ROM is possible.

To verify the read protected ROM-Code a special ROM-Verify-Mode is implemented. This mode also can be used to verify unprotected internal ROM.

ROM -Protection	ROM-Verification Mode (see 'AC Characteristics')	Restrictions
no	ROM-Verification Mode 1 (standard 8051 Verification Mode) ROM-Verification Mode 2	_
yes	ROM-Verification Mode 2	<ul> <li>standard 8051</li> <li>Verification Mode is disabled</li> <li>externally applied MOVC accessing internal ROM is disabled</li> </ul>

#### Data Memory ('Code Space')

The data memory space consists of an internal and an external memory space. The SAB 80C517A contains another 2 Kbyte on On-Chip RAM above the 256-bytes internal RAM of the base type SAB 80C517. This RAM is called XRAM in this document.

#### **External Data Memory**

Up to 64 Kbyte external data memory can be addressed by instructions that use 8-bit or 16-bit indirect addressing. For 8-bit addressing MOVX instructions in combination with registers R0 and R1 can be used. A 16-bit external memory addressing is supported by eight 16-bit datapointers. Registers XPAGE and SYSCON are controlling whether data fetches at addresses F800<sub>H</sub> to FFFF<sub>H</sub> are done from internal XRAM or from external data memory.

#### **Internal Data Memory**

The internal data memory is divided into four physically distinct blocks:

- the lower 128 bytes of RAM including four banks containing eight registers each
- the upper 128 byte of RAM
- the 128 byte special function register area.
- a 2 K  $\times$  8 area which is accessed like external RAM (MOVX-instructions), implemented on chip at the address range from F800 $_{
  m H}$  to FFFF $_{
  m H}$ . Special Function Register SYSCON controls whether data is read or written to XRAM or external RAM.

A mapping of the internal data memory is also shown in figure 2. The overlapping address spaces are accessed by different addressing modes (see User's Manual SAB 80C517). The stack can be located anywhere in the internal data memory.

#### **Architecture for the XRAM**

The contents of the XRAM is not affected by a reset or HW Power Down. After power-up the contents is undefined, while it remains unchanged during and after a reset or HW Power Down if the power supply is not turned off.

The additional On-Chip RAM is logically located in the "external data memory" range at the upper end of the 64 Kbyte address range ( $F800_H$ - $FFFF_H$ ). It is possible to enable and disable (only by reset) the XRAM. If it is disabled the device shows the same behaviour as the parts without XRAM, i.e. all MOVX accesses use the external bus to physically external data memory.

#### **Accesses to XRAM**

Because the XRAM is used in the same way as external data memory the same instruction types must be used for accessing the XRAM.

**Note:** If a reset occurs during a write operation to XRAM, the effect on XRAM depends on the cycle which the reset is detected at (MOVX is a 2-cycle instruction):

Reset detection at cycle 1: The new value will not be written to XRAM. The old value

is not affected.

Reset detection at cycle 2: The old value in XRAM is overwritten by the new value.

#### Accesses to XRAM using the DPTR

There are a Read and a Write instruction from and to XRAM which use one of the 16-bit DPTR for indirect addressing. The instructions are:

MOVX A, @DPTR (Read)

MOVX @DPTR, A (Write)

Normally the use of these instructions would use a physically external memory. However, in the SAB 80C517A the XRAM is accessed if it is enabled and if the DPTR points to the XRAM address space (DPTR  $\geq$  F800<sub>H</sub>).

#### Accesses to XRAM using the Registers R0/R1

The 8051 architecture provides also instructions for accesses to external data memory range which use only an 8-bit address (indirect addressing with registers R0 or R1). The instructions are:

MOVX A, @Ri (Read)

MOVX @Ri, A (Write)

In application systems, either a real 8-bit bus (with 8-bit address) is used or Port 2 serves as page register which selects pages of 256-byte. However, the distinction, whether Port 2 is used as general purpose I/O or as "page address" is made by the external system design. From the device's point of view it cannot be decided whether the Port 2 data is used externally as address or as I/O data!

Hence, a special page register is implemented into the SAB 80C517A to provide the possibility of accessing the XRAM also with the MOVX @Ri instructions, i.e. XPAGE serves the same function for the XRAM as Port 2 for external data memory.

Special Function	Register XPAGE
------------------	----------------

Addr. 91 <sub>H</sub>									XPAGE
-----------------------	--	--	--	--	--	--	--	--	-------

The reset value of XPAGE is 00<sub>H</sub>.

XPAGE can be set and read by software.

The register XPAGE provides the upper address byte for accesses to XRAM with MOVX @Ri instructions. If the address formed from XPAGE and Ri is less than the XRAM address range, then an external access is performed. For the SAB 80C517A the contents of XPAGE must be greater or equal than F8H in order to use the XRAM. Of course, the XRAM must be enabled if it shall be used with MOVX @Ri instructions.

Thus, the register XPAGE is used for addressing of the XRAM; additionally its contents are used for generating the internal XRAM select. If the contents of XPAGE is less than the XRAM address range then an external bus access is performed where the upper address byte is provided by P2 and not by XPAGE!

Therefore, the software has to distinguish two cases, if the MOVX @Ri instructions with paging shall be used:

a) Access to XRAM: The upper address byte must be written to XPAGE

or P2; both writes selects the XRAM address range.

b) Access to external memory: The upper address byte must be written to P2; XPAGE

will be loaded with the same address in order to deselect

the XRAM.

#### Control of XRAM in the SAB 80C517A

There are two control bits in register SYSCON which control the use and the bus operation during accesses to the additional On-Chip RAM (XRAM).

#### **Special Function Register SYSCON**

Addr. 0B1 <sub>H</sub>	_	_	_	_	1	<u> </u>	XMAP1	XMAP0	SYSCON
------------------------	---	---	---	---	---	----------	-------	-------	--------

Bit	Function
XMAP0	Global enable/disable bit for XRAM memory.  XMAP0 = 0: The access to XRAM (= On-Chip XDATA memory) is enabled.  XMAP0 = 1: The access to XRAM is disabled. All MOVX accesses are performed by the external bus (reset state).
XMAP1	Control bit for $\overline{RD}/\overline{WR}$ signals during accesses to XRAM; this bit has no effect if XRAM is disabled (XMAP0 = 1) or if addresses exceeding the XRAM address range are used for MOVX accesses. XMAP1 = 0: The signals $\overline{RD}$ and $\overline{WR}$ are not activated during accesses to XRAM. XMAP1 = 1: The signals $\overline{RD}$ and $\overline{WR}$ are activated during accesses to XRAM.

Reset value of SYSCON is xxxx xx01B.

The control bit XMAP0 is a global enable/disable bit for the additional On-Chip RAM (XRAM). If this bit is set, the XRAM is disabled, all MOVX accesses use external memory via the external bus. In this case the SAB 80C517A does not use the additional On-Chip RAM and is compatible with the types without XRAM.

XMAP0 is hardware protected by an unsymmetric latch. An unintentional disabling of XRAM could be dangerous since indeterminate values would be read from external bus. To avoid this the XMAP-bit is forced to '1' only by reset. Additionally, during reset an internal capacitor is loaded. So after reset state XRAM is disabled. Because of the load time of the capacitor XMAP0-bit once written to '0' (that is, discharging capacitor) cannot be set to '1' again by software. On the other hand any distortion (software hang up, noise, ...) is not able to load this capacitor, too. That is, the stable status is XRAM enabled. The only way to disable XRAM after it was enabled is a reset.

The clear instruction for XMAP0 should be integrated in the program initialization routine before XRAM is used. In extremely noisy systems the user may have redundant clear instructions.

The control bit XMAP1 is relevant only if the XRAM is accessed. In this case the externa  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  signals at P3.6 and P3.7 are not activated during the access, if XMAP1 is cleared. For debug purposes it might be useful to have these signals and the addresses at Ports 0.2 available. This is performed if XMAP1 is set.

The behaviour of Port 0 and P2 during a MOVX access depends on the control bits in register SYSCON and on the state of pin  $\overline{EA}$ . The table 1 lists the various operating conditions. It shows the following characteristics:

- a) Use of P0 and P2 pins during the MOVX access.
  - Bus: The pins work as external address/data bus. If (internal) XRAM is accessed, the data written to the XRAM can be seen on the bus in debug mode.
  - 1/0: The pins work as Input/Output lines under control of their latch.
- b) Activation of the  $\overline{RD}$  and  $\overline{WR}$  pin during the access.
- c) Use of internal or external XDATA memory.

The shaded areas describe the standard operation as each 80C51 device without on-chip XRAM behaves.

Table 1: Behaviour of P0/P2 and  $\overline{\text{RD/WR}}$  during MOVX accesses

XMAPP1, XMAPP0           MOVX         TOPTR < XRAM				0 =			
DPTR < XRAM				XMAP1, XMAP0			XMA
DPTR < XRAM  a) PO/P2→Bus  address b) RD/WR active c) ext. memory is used  DPTR ≥ XRAM a) PO/P2→BuS  DPTR ≥ XRAM a) PO/P2→BuS c) XRAM is used  XPAGE ≥ XRAM a) PO/P2→BuS b) RD/WR active c) AT memory is c) XRAM is used c) XRAM is used c) Ext. memory is used  XPAGE ≥ XRAM a) PO/P2→BuS b) RD/WR active c) ext. memory is used b) RD/WR active c) ext. memory is used c) ext. memory is used b) RD/WR active c) ext. memory is used b) RD/WR active c) ext. memory is used c) ext. memory is u			00	10	X1	00	
DPTR ≥ XRAM  a) P0/P2→BUS  address  wR-Data only)  xPAGE < XRAM  a) P0/P2→BUS  addr. page c) ext. memory is  used  xPAGE ≥ XRAM  a) P0/P2→BUS  a) P0→BUS  b) RD/WR active c) ext. memory is used  xPAGE ≥ XRAM  a) P0/P2→BUS  b) RD/WR active c) ext. memory is used  xPAGE ≥ XRAM  a) P0/P2→BUS  b) RD/WR active c) ext. memory is used  xPAGE ≥ XRAM  a) P0/P2→BUS  b) RD/WR active c) ext. memory is used  xPAGE ≥ XRAM  a) P0/P2→BUS  b) RD/WR active c) ext. memory is used  xPAGE ≥ XRAM  b) RD/WR active c) ext. memory is used  b) RD/WR active c) ext. memory is used c) XRAM is used c) XRAM is used c) ext. memory is used c) ext		DPTR < XRAM address	a) P0/P2→Bus b) RD/WR active	a) P0/ b) RD			
DPTR ≥ XRAM  a) PO/P2→BUS  address  (WR -Data only)  xPAGE < XRAM  a) PO/P2→BUS  b) RD/WR active c) XRAM is used  xPAGE < XRAM  a) PO→Bus  addr. page b) RD/WR active c) ext. memory is c) ext. memory is used  XPAGE ≥ XRAM  a) PO/P2→Bus  b) RD/WR active c) ext. memory is used  xPAGE ≥ XRAM  a) PO/P2→BUS  b) RD/WR active c) ext. memory is used  xPAGE ≥ XRAM  a) PO/P2→BUS  a) PO/P2→BUS  a) PO/P2→BUS  a) PO/P2→BUS  a) PO/P2→BUS  a) PO/P2→BUS  b) RD/WR active c) ext. memory is used  xPAGE ≥ XRAM  a) PO/P2→BUS  a) PO/P2→BUS  b) RD/WR active c) ext. memory is used  b) RD/WR active c) ext. memory is used  b) RD/WR active c) ext. memory is used  c) XRAM is used c) XRAM is used c) XRAM is used c) XRAM is used c) XRAM is used c) XRAM is used c) XRAM is used c) XRAM is used	MOVX	e gub	c) ext. memory is used	c) ext. use			
address (WR -Data only)  Fange  b) RD/WR inactive c) XRAM is used addr. page c) Ext. memory is c) ExP/WR inactive c) XRAM is used		DPTR ≥ XRAM	a) P0/P2→BUS	a) P0/P2→BUS	a) P0/P2→Bus	a) P0/P2→I/0	a) P0/
Tange b) RD/WR inactive b) RD/WR active c) ext. memory is c) XRAM is used c) XRAM is used addr. page P2→I/0 P2→I/		address	(WR -Data only)	(WR -Data only)	b) RD/WR active	b) RD/WR inactive	(WR -D
XPAGE < XRAM		range	b) RD/WR inactive	b) RD/WR active	c) ext. memory is	c) XRAM is used	b) RD
XPAGE < XRAM			c) XRAM is used	c) XRAM is used	pesn		c) XR.
addr. page P2→I/0 P2→I		XPAGE < XRAM	a) P0→Bus	a) P0→Bus	a) P0→Bus	a) P0→Bus	a) P0-
range b) RD/WR active b) RD/WR active c) ext. memory is used used used used used used used use			P2→I/0	P2→I/0	P2→I/0	P2→I/0	P2→I
C) ext. memory is used         XPAGE ≥ XRAM       a) PO/P2→BUS       a) PO/P2→BUS       a) PO→Bus         addr. page (WR -Data only) range       (WR -Data only) P2→I/O       P2→I/O         b) RD/WR inactive c) XRAM is used       b) RD/WR active c) ext. memory is used		range	b) RD/WR active	b) RD/WR active	b) RD/WR active	b) RD/WR active	b) RD
XPAGE ≥ XRAM a) P0/P2→BUS a) P0/P2→BUS a) P0/P2→BUS a) P0/P4 Bus addr. page $(\overline{WR} \cdot Data \text{ only})$ $(\overline{WR} \cdot DATA)$ active b) $\overline{RD/WR}$ active c) XRAM is used c) XRAM is used used	MOVX		c) ext. memory is	c) ext.			
XPAGE ≥ XRAM a) P0/P2→BUS a) P0/P2→BUS a) P0 → Bus addr. page $(\overline{WR} \cdot Data \text{ only})$ $(\overline{WR} \cdot DATAWR \text{ inactive})$ b) $(\overline{WR} \cdot DATAWR \text{ inactive})$ b) $(\overline{WR} \cdot DATAWR \text{ inactive})$ c) XRAM is used on sed	@ Ri		pesn	nseq	nsed	pesn	nse
Dage         (WR -Data only)         (WR -Data only)         P2→I/0         P2→I/0         b) RD/WR active           b) RD/WR inactive         b) RD/WR active         c) ext. memory is           c) XRAM is used         c) XRAM is used	)	XPAGE ≥ XRAM	a) P0/P2→BUS	a) P0/P2→BUS	a) P0→Bus	a) P0/P2→I/0	a) P0-
P2→I/0 b) RD/WR active c) ext. memory is c) XRAM is used c)		addr. page	(WR -Data only)	(WR -Data only)	P2→I/0	b) RD/WR inactive	(WR -D
b) RD/WR active c) XRAM is used		range	P2→I/0	P2→I/0	b) RD/WR active	c) XRAM is used	P2→I
c) XRAM is used			b) RD/WR inactive	b) RD/WR active	c) ext. memory is		b) RD
			c) XRAM is used	c) XRAM is used	pesn		c) XR.

modes compatible to 8051 - family

#### **Multiple Datapointers**

As a functional enhancement to standard 8051 controllers, the SAB 80C517A contains eight 16-bit datapointers. The instruction set uses just one of these datapointers at a time. The selection of the actual datapointer is done in special function register DPSEL (data pointer select, addr. 92<sub>H</sub>). Figure 3 illustrates the addressing mechanism.




Figure 3
Addressing of External Data Memory

#### **Special Function Registers**

All registers, except the program counter and the four general purpose register banks, reside in the special function register area. The 81 special function registers include arithmetic registers, pointers, and registers that provide an interface between the CPU and the on-chip peripherals. There are also 128 directly addressable bits within the SFR area. All special function registers are listed in table 1 and table 2.

In table 1 they are organized in numeric order of their addresses. In table 2 they are organized in groups which refer to the functional blocks of the SAB 80C517A.

Table 2
Special Function Register

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80 <sub>H</sub> 81 <sub>H</sub> 82 <sub>H</sub> 83 <sub>H</sub> 84 <sub>H</sub> 85 <sub>H</sub> 86 <sub>H</sub>	P0 1) SP DPL DPH (WDTL) 3) (WDTH) 3) WDTREL PCON	FF <sub>H</sub> 07 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> (00 <sub>H</sub> ) (00 <sub>H</sub> ) 00 <sub>H</sub> 00 <sub>H</sub>	98 <sub>H</sub> 99 <sub>H</sub> 9A <sub>H</sub> 9B <sub>H</sub> 9C <sub>H</sub> 9D <sub>H</sub> 9E <sub>H</sub> 9F <sub>H</sub>	SOCON 1) SOBUF IEN2 S1CON S1BUF S1RELL reserved reserved	00 <sub>H</sub> XX <sub>H</sub> XX00 00X0 <sub>B</sub> 0X00 00000 <sub>B</sub> XX <sub>H</sub> 00 <sub>H</sub> XX <sub>H</sub> XX <sub>H</sub>
88 <sub>H</sub> 89 <sub>H</sub> 8A <sub>H</sub> 8B <sub>H</sub> 8C <sub>H</sub> 8D <sub>H</sub> 8E <sub>H</sub> 8F <sub>H</sub>	TCON 1) TMOD TL0 TL1 TH0 TH1 reserved reserved	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> XXH <sup>2)</sup> XXH <sup>2)</sup>	A0 <sub>H</sub> A1 <sub>H</sub> A2 <sub>H</sub> A3 <sub>H</sub> A4 <sub>H</sub> A5 <sub>H</sub> A6 <sub>H</sub> A7 <sub>H</sub>	P2 1) COMSETL COMSETH COMCLRL COMCLRH SETMSK CLRMSK reserved	FF <sub>H</sub> 00 <sub>H</sub>
90 <sub>H</sub> 91 <sub>H</sub> 92 <sub>H</sub> 93 <sub>H</sub> 94 <sub>H</sub> 95 <sub>H</sub> 96 <sub>H</sub> 97 <sub>H</sub>	P1 1) XPAGE DPSEL reserved reserved reserved reserved reserved	FF <sub>H</sub> 00 <sub>H</sub> XXXXX0000 <sub>B</sub> XX <sub>H</sub> <sup>2)</sup>	A8 <sub>H</sub> A9 <sub>H</sub> AA <sub>H</sub> AB <sub>H</sub> AC <sub>H</sub> AD <sub>H</sub> AE <sub>H</sub> AF <sub>H</sub>	IENO 1) IPO SORELL reserved reserved reserved reserved reserved	00 <sub>H</sub> 00 <sub>H</sub> D9 <sub>H</sub> XXH <sup>2)</sup> XXH <sup>2)</sup> XXH <sup>2)</sup> XXH <sup>2)</sup> XXH <sup>2)</sup>

<sup>1)</sup> Bit-addressable special function registers

<sup>2)</sup> X means that the value is indeterminate and the location is reserved

<sup>3) ()...</sup> SFRs not user accessable

Table 2
Special Function Register (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
B0 <sub>H</sub> B1 <sub>H</sub> B2 <sub>H</sub> B3 <sub>H</sub> B4 <sub>H</sub> B5 <sub>H</sub> B6 <sub>H</sub>	P3 1) SYSCON reserved reserved reserved reserved reserved reserved	FF <sub>H</sub> XXXX XX01 <sub>B</sub> XX <sub>H</sub> <sup>2)</sup>	D0 <sub>H</sub> D1 <sub>H</sub> D2 <sub>H</sub> D3 <sub>H</sub> D4 <sub>H</sub> D5 <sub>H</sub> D6 <sub>H</sub> D7 <sub>H</sub>	PSW 1) IRCON1 CML0 CMH0 CML1 CMH1 CMH2	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
B8 <sub>H</sub> B9 <sub>H</sub> BA <sub>H</sub> BB <sub>H</sub> BC <sub>H</sub> BD <sub>H</sub> BS <sub>H</sub> BF <sub>H</sub>	IEN1 1) IP1 SORELH S1RELH reserved reserved reserved reserved	00 <sub>H</sub> XX00 0000 <sub>B</sub> XXXX XX11 <sub>B</sub> XXXX XX11 <sub>B</sub> XXH XXH XXH XXH	D8 <sub>H</sub> D9 <sub>H</sub> DA <sub>H</sub> DB <sub>H</sub> DC <sub>H</sub> DD <sub>H</sub> DE <sub>H</sub> DF <sub>H</sub>	ADCON0 1) ADDATH ADDATL P7 ADCON1 P8 CTRELL CTRELH	00H 00H 00H XX <sub>H</sub> XXXX0000B XX <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
C0 <sub>H</sub> C1 <sub>H</sub> C2 <sub>H</sub> C3 <sub>H</sub> C4 <sub>H</sub> C5 <sub>H</sub> C6 <sub>H</sub>	IRCONO 1) CCEN CCL1 CCH1 CCL2 CCH2 CCL3 CCH3	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>	E0 <sub>H</sub> E1 <sub>H</sub> E2 <sub>H</sub> E3 <sub>H</sub> E4 <sub>H</sub> E5 <sub>H</sub> E6 <sub>H</sub>	ACC 1) CTCON CML3 CMH3 CML4 CML4 CMH5	00 <sub>H</sub> 0X00 0000 <sub>B</sub> XX <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
C8 <sub>H</sub> C9 <sub>H</sub> CA <sub>H</sub> CB <sub>H</sub> CC <sub>H</sub> CC <sub>H</sub> CD <sub>H</sub> CE <sub>H</sub> CF <sub>H</sub>	T2CON 1) CC4EN CRCL CRCH TL2 TH2 CCL4 CCH4	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>	E8 <sub>H</sub> E9 <sub>H</sub> EA <sub>H</sub> EB <sub>H</sub> EC <sub>H</sub> ED <sub>H</sub> EE <sub>H</sub>	P4 1) MD0 MD1 MD2 MD3 MD4 MD5 ARCON	FF <sub>H</sub> XX <sub>H</sub> 0XXX XXXX <sub>B</sub>

<sup>1)</sup> Bit-addressable special function registers

<sup>&</sup>lt;sup>2)</sup> X means that the value is indeterminate and the location is reserved

<sup>3) ( )...</sup> SFRs not user accessable

Table 2
Special Function Register (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
F0 <sub>H</sub>	<b>B</b> 1)	00 <sub>H</sub>	F8 <sub>H</sub>	<b>P5</b> 1)	FF <sub>H</sub>
F1 <sub>H</sub>	reserved	XXH	F9 <sub>H</sub>	reserved	XXH
F2 <sub>H</sub>	CML6	00H	FAH	P6	FFH
F3 <sub>H</sub>	СМН6	00 <sub>H</sub>	FBH	reserved	XXH
F4 <sub>H</sub>	CML7	00 <sub>H</sub>	FC <sub>H</sub>	reserved	XXH
F5 <sub>H</sub>	CMH7	00 <sub>H</sub>	FDH	(IS0)	XXH
F6 <sub>H</sub>	CMEN	00 <sub>H</sub>	FEH	(IS1)	XXH
F7 <sub>H</sub>	CMSEL	00H	FFH	reserved	XXH

<sup>1)</sup> Bit-addressable special function registers

<sup>2)</sup> X means that the value is indeterminate and the location is reserved

<sup>3) ( )...</sup> SFRs not user accessable

Table 3
Special Function Registers - Functional Blocks

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL DPSEL PSW SP	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Data Pointer Select Register Program Status Word Register Stack Pointer	E0 <sub>H</sub> 1) F0 <sub>H</sub> 1) 83 <sub>H</sub> 82 <sub>H</sub> 92 <sub>H</sub> D0 <sub>H</sub> 1) 81 <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> XXXX X000 <sub>B</sub> 3) 00 <sub>H</sub> 07 <sub>H</sub>
A/D- Converter	ADCON0 ADCON1 ADDATH ADDATL	A/D Converter Control Register 0 A/D Converter Control Register 1 A/D Converter Data Reg. High Byte A/D Converter Data Reg. Low Byte	D8 <sub>H</sub> 1) DC <sub>H</sub> D9 <sub>H</sub> DA <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
Interrupt System	IEN0 CTCON <sup>2)</sup> IEN1 IEN2 IP0 IP1 IRCON0 IRCON1 TCON <sup>2)</sup>	Interrupt Enable Register 0 Com. Timer Control Register Interrupt Enable Register 1 Interrupt Enable Register 2 Interrupt Priority Register 0 Interrupt Priority Register 1 Interrupt Request Control Register Interrupt Request Control Register Timer Control Register Timer 2 Control Register	A8 <sub>H</sub> <sup>1)</sup> E1 <sub>H</sub> B8 <sub>H</sub> <sup>1)</sup> 9A <sub>H</sub> A9 <sub>H</sub> B9 <sub>H</sub> C0 <sub>H</sub> <sup>1)</sup> D1 <sub>H</sub> 88 <sub>H</sub> <sup>1)</sup> C8 <sub>H</sub>	00 <sub>H</sub> 0XXX.0000 <sub>B</sub> 00 <sub>H</sub> XXXX.00X0 <sub>B</sub> <sup>3)</sup> 00 <sub>H</sub> XX00 0000 <sub>B</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
MUL/DIV Unit	ARCON MD0 MD1 MD2 MD3 MD4 MD5	Arithmetic Control Register Multiplication/Division Register 0 Multiplication/Division Register 1 Multiplication/Division Register 2 Multiplication/Division Register 3 Multiplication/Division Register 4 Multiplication/Division Register 5	EF <sub>H</sub> E9 <sub>H</sub> EA <sub>H</sub> EB <sub>H</sub> EC <sub>H</sub> ED <sub>H</sub> EE <sub>H</sub>	0XXXX XXXX <sub>B</sub> XX <sub>H</sub> XX <sub>H</sub> XX <sub>H</sub> XX <sub>H</sub> XX <sub>H</sub> XX <sub>H</sub>

<sup>1)</sup> Bit-addressable special function registers

<sup>&</sup>lt;sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate and the location is reserved

Table 3
Special Function Registers - Functional Blocks (cont'd)

Block	Symbol	Name	Address	Contents after Reset
Compare/	CCEN	Comp./Capture Enable Reg.	C1 <sub>H</sub>	00 <sub>H</sub>
Capture-	CC4EN	Comp./Capture Enable 4 Reg.	C9H	00 <sub>H</sub>
Unit	CCH1	Comp./Capture Reg. 1, High Byte	C3 <sub>H</sub>	00H
(CCU)	CCH2	Comp./Capture Reg. 2, High Byte	C5 <sub>H</sub>	00 <sub>H</sub>
Timer 2	CCH3	Comp./Capture Reg. 3, High Byte	C7 <sub>H</sub>	00 <sub>H</sub>
	CCH4	Comp./Capture Reg. 4, High Byte	CF <sub>H</sub>	00 <sub>H</sub>
	CCL1	Comp./Capture Reg. 1, Low Byte	C2 <sub>H</sub>	00 <sub>H</sub>
	CCL2	Comp./Capture Reg. 2, Low Byte	C4 <sub>H</sub>	00 <sub>H</sub>
	CCL3	Comp./Capture Reg. 3, Low Byte	C6 <sub>H</sub>	00 <sub>H</sub>
	CCL4	Comp./Capture Reg. 4, Low Byte	CEH	00 <sub>H</sub>
	CMEN	Compare Enable Register	F6 <sub>H</sub>	00 <sub>H</sub>
	СМН0	Compare Register 0, High Byte	D3 <sub>H</sub>	00 <sub>H</sub>
	CMH1	Compare Register 1, High Byte	D5 <sub>H</sub>	00 <sub>H</sub>
	CMH2	Compare Register 2, High Byte	D7 <sub>H</sub>	00 <sub>H</sub>
	СМНЗ	Compare Register 3, High Byte	E3 <sub>H</sub>	00 <sub>H</sub>
	CMH4	Compare Register 4, High Byte	E5 <sub>H</sub>	00 <sub>H</sub>
	CMH5	Compare Register 5, High Byte	E7 <sub>H</sub>	00 <sub>H</sub>
	СМН6	Compare Register 6, High Byte	F3 <sub>H</sub>	00 <sub>H</sub>
	CMH7	Compare Register 7, High Byte	F5 <sub>H</sub>	00 <sub>H</sub>
	CML0	Compare Register 0, Low Byte	D2 <sub>H</sub>	00 <sub>H</sub>
	CML1	Compare Register 1, Low Byte	D4 <sub>H</sub>	00 <sub>H</sub>
	CML2	Compare Register 2, Low Byte	D6 <sub>H</sub>	00 <sub>H</sub>
	CML3	Compare Register 3, Low Byte	E2 <sub>H</sub>	00 <sub>H</sub>
	CML4	Compare Register 4, Low Byte	E4 <sub>H</sub>	00 <sub>H</sub>
	CML5	Compare Register 5, Low Byte	E6 <sub>H</sub>	00 <sub>H</sub>
	CML6	Compare Register 6, Low Byte	F2 <sub>H</sub>	00 <sub>H</sub>
	CML7	Compare Register 7, Low Byte	F4 <sub>H</sub>	00 <sub>H</sub>
	CMSEL	Compare Input Select	F7 <sub>H</sub>	00 <sub>H</sub>
	CRCH	Com./Rel./Capt. Reg. High Byte	CBH	00 <sub>H</sub>
	CRCL	Com./Rel./Capt. Reg. Low Byte	CA <sub>H</sub>	00 <sub>H</sub>
	COMSETL	Compare Register, Low Byte	A1 <sub>H</sub>	00 <sub>H</sub>
	COMSETH	Compare Register, High Byte	A2 <sub>H</sub>	00 <sub>H</sub>
	COMCLRL	Compare Register, Low Byte	A3 <sub>H</sub>	00 <sub>H</sub>
	COMCLRH	Compare Register, High Byte	A4 <sub>H</sub>	00 <sub>H</sub>
	SETMSK	Mask Register, concerning COMSET	A5 <sub>H</sub>	00 <sub>H</sub>

<sup>1)</sup> Bit-addressable special function registers

<sup>&</sup>lt;sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate and the location is reserved

Table 3
Special Function Registers - Functional Blocks (cont'd)

Block	Symbol	Name	Address	Contents after Reset
Compare/ Capture-	CLRMSK	Mask Register, concerning COMCLR	A6 <sub>H</sub>	00 <sub>H</sub>
Unit	CTCON	Com. Timer Control Reg.	E1 <sub>H</sub>	0X00 0000 <sub>B</sub> 3)
(CCU),	CTRELH	Com. Timer Rel. Reg., High Byte	DFH	00 <sub>H</sub>
(cont'd)	CTRELL	Com. Timer Rel. Reg., Low Byte	DEH	00 <sub>H</sub>
(22112	TH2	Timer 2, High Byte	CDH	00 <sub>H</sub>
	TL2	Timer 2, Low Byte	CCH	00 <sub>H</sub>
	T2CON	Timer 2 Control Register	C8 <sub>H</sub> 1)	00H
Ports	P0	Port 0	80 <sub>H</sub> 1)	FFH
	P1	Port 1	90 <sub>H</sub> 1)	FFH
	P2	Port 2	A0 <sub>H</sub> 1)	FFH
	P3	Port 3	B0 <sub>H</sub> 1)	FFH
	P4	Port 4	E8 <sub>H</sub> 1)	FFH
	P5	Port 5	F8 <sub>H</sub> 1)	FFH
	P6	Port 6,	FAH	FFH
	P7	Port 7, Analog/Digital Input	DB <sub>H</sub>	
	P8	Port 8, Analog/Digital Input, 4-bit	DDH	
Pow.Sav. Modes	PCON	Power Control Register	87 <sub>H</sub>	00 <sub>H</sub>
Serial	ADCON0 <sup>2)</sup>	A/D Converter Control Reg.	D8 <sub>H</sub> 1)	00 <sub>H</sub>
Channels	PCON 2)	Power Control Register	87 <sub>H</sub>	00 <sub>H</sub>
	S0BUF	Serial Channel 0 Buffer Reg.	99 <sub>H</sub>	XXH <sup>3)</sup>
	S0CON	Serial Channel 0 Control Reg.	98 <sub>H</sub> 1)	00 <sub>H</sub>
	S0RELL	Serial Channel 0, Reload Reg., low byte	B2 <sub>H</sub>	0D9 <sub>H</sub>
	S0RELH	Serial Channel 0, Reload Reg., high byte	BA <sub>H</sub>	XXXX.XX11 <sub>B</sub> 3)
	S1BUF	Serial Channel 1 Buffer Reg.,	9C <sub>H</sub>	0XX <sub>H</sub> <sup>3)</sup>
	S1CON	Serial Channel 1 Control Reg.	9BH	0X00.0000 <sub>B</sub> <sup>3)</sup>
	S1REL	Serial Channel 1 Reload Reg., low byte	9D <sub>H</sub>	00 <sub>H</sub>
	S1RELH	Serial Channel 1 Reload Reg., high byte	BB <sub>H</sub>	XXXX.XX11 <sub>B</sub> <sup>3)</sup>

<sup>1)</sup> Bit-addressable special function registers

<sup>&</sup>lt;sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate and the location is reserved

Table 3
Special Function Registers - Functional Blocks (cont'd)

Block	Symbol	Name	Address	Contents after Reset
Timer 0/ Timer 1	TCON TH0 TH1 TL0 TL1 TMOD	Timer Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88 <sub>H</sub> <sup>1)</sup> 8C <sub>H</sub> 8D <sub>H</sub> 8A <sub>H</sub> 8B <sub>H</sub> 89 <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
Watchdog	IEN0 <sup>2)</sup> IEN1 <sup>2)</sup> IP0 <sup>2)</sup> IP1 <sup>2)</sup> WDTREL	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1 Watchdog Timer Reload Reg.	<b>A8</b> <sub>H</sub> <sup>1)</sup> <b>B8</b> <sub>H</sub> <sup>1)</sup> A9 <sub>H</sub> B9 <sub>H</sub> 86 <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> XX00 0000 <sub>B</sub> 3)

<sup>1)</sup> Bit-addressable special function registers

<sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate and the location is reserved

#### A/D Converter

In the SAB 80C517A a new high performance / high-speed 12-channel 10-bit A/D-Converter is implemented. Its successive approximation technique provides  $7\,\mu s$  con-version time ( $f_{OSC}$ = 16 MHz). The conversion principle is upward compatible to the one used in the SAB 80C517. The main functional blocks are shown in figure 4.

The comparator is a fully differential comparator for a high power supply rejection ratio and very low offset voltages. The capacitor network is binary weighted providing genuine 10-bit resolution.

The table below shows the sample time  $T_{\rm S}$  and the conversion time  $T_{\rm C}$ , which are dependend on  $f_{\rm OSC}$  and a new prescaler (see also Bit ADCL in SFR ADCON 1).

f <sub>OSC</sub> [MHz]	Prescaler	f ADC [MHz]	Sample Time  T <sub>S</sub> [μs]	Conversion Time (incl. sample time) $T_{\mathbb{C}}$ [μs]
12	÷ 8	1.5	2.67	9.33
	÷ 16	0.75	5.33	18.66
16	÷ 8	2.0	2.0	7.0
	÷ 16	1.0	4.0	14.0
18	÷ 8	_	_	-
	÷ 16	1.125	3.55	12.4




Figure 4
Block Diagram A/D Converter

#### Compare/Capture Unit (CCU)

The compare/capture unit is a complex timer/register array for applications that require high speed I/O pulse width modulation and more timer/counter capabilities.

The CCU contains

- one 16-bit timer/counter (timer2) with 2-bit prescaler, reload capability and a max. clock frequency of  $f_{\rm OSC/12}$  (1 MHz with a 12 MHz crystal).
- one 16-bit timer (compare timer) with 8-bit prescaler, reload capability and a max. clock frequency of  $f_{OSC/2}$  (6 MHz with a 12 MHz crystal).
- fifteen 16-bit compare registers.
- five of which can be used as 16-bit capture registers.
- up to 21 output lines controlled by the CCU.
- nine interrupts which can be generated by CCU-events.

Figure 5 shows a block diagram of the CCU. Eight compare registers (CM0 to CM7) can individually be assigned to either timer 2 or the compare timer. Diagrams of the two timers are shown in figures 6 and 7. The four compare/capture registers, the compare/reload/capture register and the comset/comclr register are always connected to timer 2. Depending on the register type and the assigned timer three different compare modes can be selected. Table 3 illustrates possible combinations and the corresponding output lines.

Table 4 CCU Compare Configuration

Assigned Timer	Compare Register	Compare Output	Possible Modes
Timer 2	CRCH/CRCL CC1H/CC1L CC2H/CC2L CC3H/CC3L CC4H/CC4L	P1.0/INT3/CC0 P1.1/INT4/CC1 P1.2/INT5/CC2 P1.3/INT6/CC3 P1.4/INT2/CC4	Comp. mode 0, 1 + Reload Comp. mode 0, 1 Comp. mode 0, 1 Comp. mode 0, 1 Comp. mode 0, 1
	CC4H/CC4L	P5.0/CCM0 :	Comp. mode 1
	CC4H/CC4L COMSETL/COMSETH	P5.7/CCM7 P5.0/CCM0	Comp. mode 1 Comp. mode 2
	COMCLRL/	P5.7/CCM7 P5.0/CCM0	Comp. mode 2 Comp. mode 2
		P5.7/CCM7 P4.0/CM0	Comp. mode 2 Comp. mode 1
	CM0H/CM0L : CM7H/CM7L	: P4.7/CM7	: Comp. mode 1
Compare timer	CM0H/CM0L :	P4.0/CM0 :	Comp. mode 0 (with shadow latches) :
	CM7H/CM7L	P4.7/CM7	Comp. mode 0 (with shadow latches)




Figure 5
Block Diagram of the Compare/Capture Unit

## Compare

In compare mode, the 16-bit values stored in the dedicated compare registers are compared to the contents of the timer 2 register or the compare timer register. If the count value in the timer registers matches one of the stored value, an appropriate output signal is generated at the corresponding pin(s) and an interrupt is requested. Three compare modes are provided:

- Mode 0: Upon a match the output signal changes from low to high. It returns to low level at timer overflow.
- Mode 1: The transition of the output signal can be determined by software. A timer overflow signal does not affect the compare-output.
- Mode 2: In compare mode 2 the concurrent compare output pins on Port 5 are used as follows (see figure 9)
  - When a compare match occurs with register COMSET, a high level appears at the pins of port 5 whose corresponding bits in the mask register SETMSK (address 0A5<sub>H</sub>) are set.
  - When a compare match occurs in register COMCLR, a low level appears at the pins of port 5 whose corresponding bits in the mask register CLRMSK (address 0A6<sub>H</sub>) are set.
    - Additionally the Port 5 pins used for compare mode 2 may also be directly written to by write instructions to SFR P5. Of course, the pins can also be read under program control.

Compare registers CM0 to CM7 use additional compare latches when operated in mode 0. Figure 8 shows the function of these latches. The latches are implemented to prevent from loss of compare matches which may occur when loading of the compare values is not correlated with the timer count. The compare latches are automatically loaded from the compare registers at every timer overflow.

## Capture

This feature permits saving of the actual timer/counter contents into a selected register upon an external event or a software write operation. Two modes are provided to 'freeze' the current 16-bit value of timer 2 registers into a dedicated capture register.

- Mode 0: Capture is performed in response to a transition at the corresponding port 1 pins CC0 to CC3.
- Mode 1: Write operation into the low-order byte of the dedicated capture register causes the timer 2 contents to be latched into this register.

### **Reload of Timer 2**

A 16-bit reload can be performed with the 16-bit CRC register, which is a concatenation of the 8-bit registers CRCL and CRCH. There are two modes from which to select:

Mode 0: Reload is caused by a timer overflow (auto-reload).

Mode 1: Reload is caused in response to a negative transition at pin T2EX (P1.5),

which can also request an interrupt.

#### Timer/Counters 0 and 1

These timer/counters are fully compatible with timer/counter 0 or 1 of the SAB 8051 and can operate in four modes:

Mode 0: 8-bit timer/counter with 32:1 prescaler

Mode 1: 16-bit timer/counter

Mode 2: 8-bit timer/counter with 8-bit auto reload

Mode 3: Timer/counter 0 is configured as one 8-bit timer;

timer/counter 1 in this mode holds its count.

External inputs INTO and INT1 can be programmed to function as a gate for timer/counters 0 and 1 to facilitate pulse width measurements.




Figure 6 Block Diagram of Timer 2




Figure 7
Block Diagram of the Compare Timer




Figure 8
Compare-Mode 0 with Registers CM0 to CM7




Figure 9
Compare-Mode 2 (Port 5 only)

### **Interrupt Structure**

The SAB 80C517A has 17 interrupt vectors with the following vector addresses and request flags.

Table 5 Interrupt Sources and Vectors

Interrupt Request Flags	Interrupt Vector Address	Interrupt Source		
IE0	0003 <sub>H</sub>	External interrupt 0		
TF0	000B <sub>H</sub>	Timer 0 overflow		
IE1	0013 <sub>H</sub>	External interrupt 1		
TF1	001B <sub>H</sub>	Timer 1 overflow		
RI0 + TI0	0023 <sub>H</sub>	Serial channel 0		
TF2 + EXF2	002B <sub>H</sub>	Timer 2 overflow/ext. reload		
IADC	0043 <sub>H</sub>	A/D converter		
IEX2	004B <sub>H</sub>	External interrupt 2		
IEX3	0053 <sub>H</sub>	External interrupt 3		
IEX4	005B <sub>H</sub>	External interrupt 4		
IEX5	0063 <sub>H</sub>	External interrupt 5		
IEX6	006B <sub>H</sub>	External interrupt 6		
RI1/TI1	0083 <sub>H</sub>	Serial channel 1		
ICMP0 to ICMP7	0093 <sub>H</sub>	Compare match interrupt of Compare Registers CM0-CM7 assigned to Timer 2		
CTF	009B <sub>H</sub>	Compare timer overflow		
ICS	00A3 <sub>H</sub>	Compare match interrupt of Compare Register COMSET		
ICR	00AB <sub>H</sub>	Compare match interrupt of Compare Register COMCLR		

Each interrupt vector can be individually enabled/disabled. The response time to an interrupt request is more than 3 machine cycles and less than 9 machine cycles.

External interrupts 0 and 1 can be activated by a low-level or a negative transition (selectable) at their corresponding input pin, external interrupts 2 and 3 can be programmed for triggering on a negative or a positive transition. The external interrupts 2 to 6 are combined with the corresponding alternate functions compare (output) and capture (input) on port 1.

For programming of the priority levels the interrupt vectors are combined to pairs or triples. Each pair or triple can be programmed individually to one of four priority levels by setting or clearing one bit in special function register IP0 and one in IP1. Figure 9 shows the interrupt request sources, the enabling and the priority level structure.




Figure 10 Interrupt Structure of the SAB 80C517A




Figure 10
Interrupt Structure of the SAB 80C517A (cont'd)




Figure 10
Interrupt Structure of the SAB 80C517A (cont'd)


## **Multiplication/Division Unit**

This on-chip arithmetic unit provides fast 32-bit division, 16-bit multiplication as well as shift and normalize features. All operations are integer operation.

Operation	Result	Remainder	Execution Time
32-bit/16-bit	32-bit	16-bit	6 t <sub>cy</sub> 1)
16-bit/16-bit	16-bit	16-bit	4 t cy
16-bit *16-bit	32-bit	_	4 t cy
32-bit normalize	_	_	6 t cy 2)
32-bit shift left/right	_	-	6 t cy 2)

<sup>1</sup>  $t_{\text{cy}}$  = 1  $\mu$ s @ 12 MHz oscillator frequency. The maximal shift speed is 6 shifts/cycle.

The MDU consists of six registers used for operands and results and one control register. Operation of the MDU can be divided in three phases:



## Operation of the MDU

To start an operation, register MD0 to MD5 (or ARCON) must be written to in a certain seguence according to table 5 or 6. The order the registers are accessed determines the type of the operation. A shift operation is started by a final write operation to register ARCON (see also the register description).

#### I/O Ports

The SAB 80C517A has seven 8-bit I/O ports and two input ports (8-bit and 4-bit wide).

Port 0 is an open-drain bidirectional I/O port, while ports 1 to 6 are quasi-bidirectional I/O ports with internal pull-up resistors. That means, when configured as inputs, ports 1 to 6 will be pulled high and will source current when externally pulled low. Port 0 will float when configured as input.

Port 0 and port 2 can be used to expand the program and data memory externally. During an access to external memory, port 0 emits the low-order address byte and reads/writes the data byte, while port 2 emits the high-order address byte. In this function, port 0 is not an open-drain port, but uses a strong internal pull-up FET. Port 1, 3, 4, 5 and port 6 provide several alternate functions. Please see the "Pin Description" for details.

Port pins show the information written to the port latches, when used as general purpose port. When an alternate function is used, the port pin is controlled by the respective peripheral unit. Therefore the port latch must contain a "one" for that function to operate. The same applies when the port pins are used as inputs. Ports 1, 3, 4 and 5 are bit- addressable.

The SAB 80C517A has two dual-purpose input ports. The twelve port lines at port 7 and port 8 can be used as analog inputs for the A/D converter. If input voltages at P7 and P8 meet the specified digital input levels ( $V_{\rm II}$  and  $V_{\rm IH}$ ) the port can also be used as digital input port.

In Hardware Power Down Mode the port pins and several control lines enter a floating state. For more details see the section about Hardware Power Down Mode.

## **Power Saving Modes**

The SAB 80C517A provides – due to Siemens ACMOS technology – four modes in which power consumption can be significantly reduced.

#### - The Slow Down Mode

The controller keeps up the full operating functionality, but is driven with one eighth of its normal operating frequency. Slowing down the frequency remarkable reduces power consumption.

#### - The Idle Mode

The CPU is gated off from the oscillator, but all peripherals are still supplied with the clock and continue working.

### The Power Down Mode

Operation of the SAB 80C517A is stopped, the on-chip oscillator and the RC-oscillator are turned off. This mode is used to save the contents of the internal RAM with a very low standby current.

#### The Hardware Power Down Mode

Operation of the SAB 80C517A is stopped, the on-chip oscillator and the RC-Oscillator are turned off. The pin HWPD controls this mode. Port pins and several control lines enter a floating state. The Hardware Power Down Mode is independent of the state of pin PE/SWD.

### Hardware Enable for Software controlled Power Saving Modes

A dedicated Pin PE/SWD) of the SAB 80C517A allows to block the Software controlled power saving modes. Since this pin is mostly used in noise-critical application it is combined with an automatic start of the Watchdog Timer.

 $\overline{PE}/SWD = V_{IH}$  (logic high level): Using of the power saving modes is not possible.

The watchdog timer starts immediately after reset. The instruction sequences used for entering of

power saving modes will not affect the normal operation

of the device.

 $\overline{PE}/SWD = V_{II}$  (logic low level): All power saving modes can be activated by software.

When left unconnected, Pin /PE/SWD is pulled high by a weak internal pullup. This is done to provide system protection on default.

The logic-level applied to pin  $\overline{PE}/SWD$  can be changed during program execution to allow or to block the use of the power saving modes without any effect on the on-chip watchdog circuitry.

### **Requirements for Hardware Power Down Mode**

There is no dedicated pin to enable the Hardware Power Down Mode. Nevertheless for a correct function of the Hardware Power Down Mode the oscillator watchdog unit including its internal RC oscillator is needed. Therefore this unit must be enabled by pin OWE (OWE = high). However, the control pin  $\overline{PE}/SWD$  has no control function in this mode. It enables and disables only the use of software controlled power saving modes.

### Software controlled power saving modes

All of these modes are entered by software. Special function register PCON (power control register, address is  $87_H$ ) is used to select one of these modes.

#### **Slow Down Mode**

During slow down operation all signal frequencies that are derived from the oscillator clock, are divided by eight, also the clockout signal and the watchdog timer count.

The slow down mode is enabled by setting bit SD. The controller actually enters the slow down mode after a short synchronisation period (max. 2 machine cycles).

The slow down mode is disabled by clearing bit SD.

#### Idle Mode

During idle mode all peripherals of the SAB 80C517A (except for the watchdog timer) are still supplied by the oscillator clock. Thus the user has to take care which peripheral should continue to run and which has to be stopped during Idle.

The procedure to enter the idle mode is similar to the one entering the power down mode. The two bits IDLE and IDLS must be set by two consecutive instructions to minimize the chance of unintentional activating of the idle mode.

There are two ways to terminate the idle mode:

- The idle mode can be terminated by activating any enabled interrupt. This interrupt will be serviced and the instruction to be executed following the RETI instruction will be the one following the instruction that set the bit IDLS.
- The other way to terminate the idle mode, is a hardware reset. Since the oscillator is still running, the hardware reset must be held active only for two machine cycles for a complete reset.

Normally the port pins hold the logical state they had at the time idle mode was activated. If some pins are programmed to serve their alternate functions they still continue to output during idle mode if the assigned function is on. The control signals ALE and hold at logic high levels PSEN (see table 8).

#### **Power Down Mode**

The power down mode is entered by two consecutive instructions directly following each other. The first instruction has to set the flag PDE (power down enable) and must not set PDS (power down set). The following instruction has to set the start bit PDS. Bits PDE and PDS will automatically be cleared after having been set.

The instruction that sets bit PDS is the last instruction executed before going into power down mode. The only exit from power down mode is a hardware reset.

The status of all output lines of the controller can be looked up in table 8.

#### **Hardware Controlled Power Down Mode**

The pin  $\overline{HWPD}$  controls this mode. If it is on logic high level (inactive) the part is running in the normal operating modes. If pin  $\overline{HWPD}$  gets active (low level) the part enters the Hardware Power Down Mode; this is independent of the state of pin  $\overline{PE}/SWD$ .

HWPD is sampled once per machine cycle. If it is found active, the device starts a complete internal reset sequence. The watchdog timer is stopped and its status flag WDTS is cleared exactly the same effects as a hardware reset. In this phase the power consumption is not yet reduced. After completion of the internal reset both oscillators of the chip are disabled. At the same time the port pins and several control lines enter a floating state as shown in table 8. In this state the power consumption is reduced to the power down current IPD. Also the supply voltage can be reduced. Table 8 also lists the voltages which may be applied at the pins during Hardware Power Down Mode without affecting the low power consumption.

#### Termination of HWPD Mode:

This power down state is maintained while pin HWPD is held active. If HWPD goes to high level (inactive state) an automatic start up procedure is performed:

- First the pins leave their floating condition and enter their default reset state (as they had immediately before going to float state).
- Both oscillators are enabled (only if OWE = high). The oscillator watchdog's RC oscillator starts up very fast (typ. less than 2 microseconds).
- Because the oscillator watchdog is active it detects a failure condition if the on-chip oscillator hasn't yet started. Hence, the watchdog keeps the part in reset and supplies the internal clock from the RC oscillator.
- Finally, when the on-chip oscillator has started, the oscillator watchdog releases the part from reset with oscillator watchdog status flag not set. When automatic start of the watchdog was enabled ( $\overline{\text{PE}}/\text{SWD}$  connected to  $V_{\text{CC}}$ ), the Watchdog Timer will start, too (with its default reload value for time-out period).
- The Reset pin overrides the Hardware Power Down function, i.e. if reset gets active during Hardware Power Down it is terminated and the device performs the normal reset function. (Thus, pin Reset has to be inactive during Hardware Power Down Mode).

Table 8 Status of all pins during Idle Mode, Power Down Mode and Hardware Power Down Mode

Pins	Last ins	Idle Mode Last instruction executed from		own Mode struction ed from	Hardware Power Down		
	internal ROM	external ROM	internal ROM	external ROM	Status	Voltage range at pin	
P0	Data	float	Data	float			
P1	Data alt outputs	Data alt outputs	Data last outputs	Data last outputs	floating		
P2	Data	Address	Data	Data	output		
P3	Data alt outputs	Data alt outputs	Data last output	Data last output	outputs		
P4	Data alt outputs	Data alt outputs	Data last outputs	Data last output	disabled	$V_{SS} \le V_{IN} \le V_{CC}$	
P5	Data alt output	Data alt output	Data last output	Data last output	input		
P6	Data alt output	Data alt output	Data last output	Data last output	function		
P7							
P8							
EA					active input	$V_{\text{IN}} = V_{\text{CC}} \text{ or } V_{\text{IN}} = V_{\text{SS}}$	
PE/SWD					active input pull-up disabled	$V_{\text{IN}} = V_{\text{CC}} \text{ or } V_{\text{IN}} = V_{\text{SS}}$	
XTAL1					active output	pin may not be driven	
XTAL2					disabled input functions	$V_{SS} \le V_{IN} \le V_{CC}$	

Table 8
Status of all pins during Idle Mode, Power Down Mode and Hardware Power Down Mode (cont'd)

Pins	Idle Mode Last instruction executed from		Last ins	own Mode struction ed from	Hardware Power Down		
	internal ROM	external ROM	internal ROM	external ROM	Status	Voltage range at pin	
PSEN					floating	$V_{SS} \le V_{IN} \le V_{CC}$	
ALE					outp. dis- abled input functions		
VAREF VAGND					active sup- ply pins	$V_{\text{AGND}} \le V_{\text{IN}}$ $\le V_{\text{CC}}$	
OWE					active input, must be high pull-up disabl.	$V_{\text{IN}} = V_{\text{CC}}$	
RESET					active input must be high	$V_{IN} = V_{CC}$	
RO					floating output	$V_{SS} \le V_{IN} \le V_{CC}$	

### **Serial Interfaces**

The SAB 80C517A has two serial interfaces. Both interfaces are full duplex and receive buffered. They are functionally identical with the serial interface of the SAB 8051 when working as asynchronous channels. Serial interface 0 additionally has a synchronous mode. Table 9 shows possible configurations and the according baud rates.

Table 9
Baud Rate Generation

	M	ode	Mod		_	
8-Bit syn-	Baud- rate	f <sub>OSC</sub> =1 2 MHz	1MHz			_
chron- ous channel		fosc = 16 MHz	1.33 MHz			_
onao.		f <sub>OSC</sub> = 18 MHz	1.5 MHz			_
	derived fr	om	fosc			_
	М	ode		Mode 1		Mode B
8-Bit UART	Baud- rate	f <sub>OSC</sub> = 12 MHz	1 Baud – 62.5 kBaud		183 Baud – 375 kBaud	366 Baud – 375 kBaud
		fosc = 16 MHz	1 Baud – 83 kBaud		244 Baud – 500 kBaud	244 Baud – 500 kBaud
		f <sub>OSC</sub> = 18 MHz	1 Baud – 93.7 kBaud		2375 Baud – 562.5 kBaud	549 Baud – 562.5 kBaud
	derived fr	om	Timer 1		10-Bit Baudrate Generator	10-Bit Baudrate Generator
	М	ode	Mode 2	Mod	de 3	Mode A
9-Bit UART	Baud- rate	fosc = 12 MHz	187.5 kBaud/ 375 kBaud	1 Baud – 62.5 kBaud	183 Baud – 75 kBaud	183 Baud – 75 kBaud
		∫ <sub>OSC</sub> = 16 MHz	250 Baud/ 500 kBaud	1 Baud – 83.3 kBaud	244 Baud – 500 kBaud	244 Baud – 500 kBaud
		f <sub>OSC</sub> = 18 MHz	281.2 kBaud/ 562.5 kBaud	1 Baud – 93.7 kBaud	275 Baud 562.5 kBaud	549 Baud – 562.5 kBaud
	derived from	fosci2	Timer 1	10-Bit Baudrate Generator		10-Bit Baudrate Generator

#### Serial Interface 0

Serial Interface 0 can operate in 4 modes:

Mode 0: Shift register mode:

Serial data enters and exits through R  $\times$  D0. T  $\times$  D0 outputs the shift clock 8 data bits are transmitted/received (LSB first). The baud rate is fixed at 1/12 of the oscillator frequency.

Mode 1: 8-bit UART, variable baud rate:

10-bit are transmitted (through T  $\times$  D0) or received (through R  $\times$  D0): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On reception, the stop bit goes into RB80 in special function register S0CON. The baud rate is variable.

Mode 2: 9-bit UART, fixed baud rate:

11-bit are transmitted (through T  $\times$  D0) or received (through R  $\times$  D0): a start bit (0), 8 data bits (LSB first), a programmable 9th, and a stop bit (1). On transmission, the 9th data bit (TB80 in S0CON) can be assigned to the value of 0 or 1. For example, the parity bit (P in the PSW) could be moved into TB80 or a second stop bit by setting TB80 to 1. On reception the 9th data bit goes into RB80 in special function register S0CON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 of the oscillator frequency.

Mode 3: 9-bit UART, variable baud rate:

11-bit are transmitted (through  $T \times D0$ ) or received (through  $R \times D0$ ): a start bit (0), 8 data bits (LSB first), a programmable 9th, and a stop bit (1). In fact, mode 3 is the same as mode 2 in all respects except the baud rate. The baud rate in mode 3 is variable.

### Variable Baud Rates for Serial Interface 0

Variable baud rates for modes 1 and 3 of serial interface 0 can be derived from either timer 1 or a dedicated Baudrate Generator.

The baud rate is generated by a free running 10-bit timer with programmable reload register.

Mode 1.3 baud rate = 
$$\frac{2^{\text{SMOD}} * f \text{ osc}}{64*(2^{10}-\text{SOREL})}$$

The default value after reset in the reload registers S0RELL and S0RELH provide a baud rate of 4.8 kBaud (SMOD = 0) or 9.6 kBaud (SMOD = 1) at 12 MHz oscillator frequency. This guarantees full compatibility to the SAB 80C517.

#### Serial Interface 1

Serial interface 1 can operate in two asynchronous modes:

Mode A: 9-bit UART, variable baud rate.

11 bits are transmitted (through T  $\times$  D1) or received (through R  $\times$  D1): a start bit (0), 8 data bits (LSB first), a programmable 9th, and a stop bit (1). On transmission, the 9th data bit (TB81 in S1CON) can be assigned to the value of 0 or 1. For example, the parity bit (P in the PSW) could be moved into TB81 or a second stop bit by setting TB81 to 1. On reception the 9th data bit goes into RB81 in special function register S1CON, while the stop

bit is ignored.

Mode B: 8-bit UART, variable baud rate.

10 bits are transmitted (through  $T \times D1$ ) or received (through  $R \times D1$ ): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On reception, the

stop bit goes into RB81 in special function register S1CON.

#### Variable Baud Rates for Serial Interface 1.

Variable baud rates for modes A and B of serial interface 1 are derived from a dedicated baud rate generator.

The baud rate clock (baud rate =  $\frac{\text{baud rate clock}}{16}$ ) is generated by an 10-bit free running timer with programmable reload register.

Mode A, B baudrate =  $\frac{f_{\text{osc}}}{32 * (2^{10} - \text{SREL})}$ 

## **Watchdog Units**

The SAB 80C517A offers two enhanced fail safe mechanisms, which allow an automatic recovery from hardware failure or software upset:

- programmable watchdog timer (WDT), variable from 512 μs up to appr. 1.1 s time-out period @12 MHz. Upward compatible to SAB 80515 watchdog.
- oscillator watchdog (OWD), monitors the on-chip oscillator and forces the microcontroller into reset state, in case the on-chip oscillator fails, controls the restart from the Hardware Power Down Mode and provides clock for a fast internal reset after power-on.

## **Programmable Watchdog Timer**

The WDT can be activated by hardware or software.

Hardware initialization is done when pin  $\overline{PE}/SWD$  (Pin 4) is held high during RESET. The SAB 80C517A then starts program execution with the WDT running. Since Pin  $\overline{PE}/SWD$  is only sampled during Reset (and hardware power down at parts with stepping code AD and later) dynamical switching of the WDT is not possible.

Software initialization is done by setting bit SWDT.

A refresh of the watchdog timer is done by setting bits WDT and SWDT consecutively.

A block diagram of the watchdog timer is shown in figure 11.

When a watchdog timer resest occurs, the watchdog timer keeps on running, but a status flag WDTS is set. This flag can also be cleared by software.




Figure 11
Block Diagram of the Programmable Watchdog Timer

## **Oscillator Watchdog**

The unit serves three functions:

- Monitoring of the on-chip oscillator's function. The watchdog supervises the on-chip oscillator's frequency; if it is lower than the frequency of the auxiliary RC oscillator in the watchdog unit, the internal clock is supplied by the RC oscillator and the device is forced into reset; if the failure condition disappears (i.e. the on-chip oscillator has again a higher frequency than the RC oscillator), the part executes a final reset phase of appr. 0.25 ms in order to allow the oscillator to stabilize; then the oscillator watchdog reset is released and the part starts program execution again.
- Restart from the Hardware Power Down Mode.
   If the Hardware Power Down Mode is terminated the oscillator watchdog has to control
  the correct start-up of the on-chip oscillator and to restart the program. The oscillator
  watchdog function is only part of the complete Hardware Power Down sequence; however,
  the watchdog works identically to the monitoring function.
- Fast internal reset after power-on.
   In this function the oscillator watchdog unit provides a clock supply for the reset before the on-chip oscillator has started. In this case the oscillator watchdog unit also works identically to the monitoring function.

If the oscillator watchdog unit is to be used it must be enabled (this is done by applying high level to the control pin OWE).

Figure 12 shows the block diagram of the oscillator watchdog unit. It consists of an internal RC oscillator which provides the reference frequency of the on-chip oscillator. The RC oscillator can be enabled/disabled by the control pin OWE. If it is disabled the complete unit has no function.




Figure 12 Functional Block Diagram of the Oscillator Watchdog

## Fast internal reset after power-on

The SAB 80C517A can use the oscillator watchdog unit for a fast internal reset procedure after power-on.

Normally members of the 8051 family (like the SAB 80C517) enter their default reset state not before the on-chip oscillator starts. The reason is that the external reset signal must be internally synchronized and processed in order to bring the device into the correct reset state. Especially if a crystal is used the start up time of the oscillator is relatively long (typ. 1 ms). During this time period the pins have an undefined state which could have severe effects e.g. to actuators connected to port pins.

In the SAB 80C517A the oscillator watchdog unit avoids this situation. However, the oscillator watchdog must be enabled. In this case, after power-on the oscillator watch-dog's RC oscillator starts working within a very short start-up time (typ. less than 2 micro-seconds). In the following the watchdog circuitry detects a failure condition for the on-chip oscillator because this has not yet started (a failure is always recognized if the watchdog's RC oscillator runs faster than the on-chip oscillator). As long as this condition is valid the watchdog uses the RC oscillator output as clock source for the chip rather than the on-chip oscillator's output. This allows correct resetting of the part and brings also all ports to the defined state.

Delay time between power-on and correct reset state:

Typ.: 18 μs Max.: 34 μs

#### **Instruction Set**

The SAB 80C517A / 83C517A-5 has the same instruction set as the industry standard 8051 microcontroller.

A pocket guide is available which contains the complete instruction set in functional and hexadecimal order. Furtheron it provides helpful information about Special Function Registers, Interrupt Vectors and Assembler Directives.

#### Literature Information

Title	Ordering No.
Microcontroller Family SAB 8051 Pocket Guide	B158-H6497-X-X-7600

## **Absolute Maximum Ratings**

Ambient temperature under bias	– 40 to 110° C
Storage temperature	− 65 to 150 °C
Voltage on $V_{CC}$ pins with respect to ground ( $V_{SS}$ )	– 0.5 V to 6.5 V
Voltage on any pin with respect to ground ( $V_{SS}$ )	– 0.5 to $V_{CC}$ +0.5 V
Input current on any pin during overload condition	– 10mA to +10mA
Absolute sum of all input currents during overload condition	100mA
Power dissipation	1 W

Note Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ( $V_{\rm IN} > V_{\rm CC}$  or  $V_{\rm IN} < V_{\rm SS}$ ) the Voltage on  $V_{\rm CC}$  pins with respect to ground ( $V_{\rm SS}$ ) must not exeed the values definded by the absolute maximum ratings.

### **DC** Characteristics

$$V_{\rm CC}$$
 = 5 V + 10 %, - 15 %;  $V_{\rm SS}$  = 0 V   
  $T_{\rm A}$  = 0 to 70 °C for the SAB 80C517A/83C517A-5   
  $T_{\rm A}$  = - 40 to 85 °C for the SAB 80C517A-T3/83C517A-5-T3   
  $T_{\rm A}$  = - 40 to 110 °C for the SAB 80C517A-T4/83C517A-5-T4

Parameter	Symbol	Symbol Limit Values			Test condition
		min.	max.		
Input low voltage (except EA, RESET, HWPD)	$V_{IL}$	- 0.5	0.2 V <sub>CC</sub> - 0.1	V	-
Input low voltage (EA)	$V_{IL1}$	- 0.5	0.2 V <sub>CC</sub> – 0.3	V	-
Input low voltage (HWPD, RESET)	$V_{IL2}$	- 0.5	0.2 V <sub>CC</sub> + 0.1	V	-
Input high voltage (except RESET, XTAL2 and HWPD	$V_{IH}$	0.2 V <sub>CC</sub> + 0.9	V <sub>CC</sub> + 0.5	V	-
Input high voltage to XTAL2	V <sub>IH1</sub>	0.7 V <sub>CC</sub>	$V_{\rm CC}$ + 0.5	V	_
Input high voltage to RESET and HWPD	V <sub>IH2</sub>	0.6 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	٧	_

# DC Characteristics (cont'd)

Parameter	Symbol	Limit	Values	Unit	Test condition	
		min.	max.			
Output low voltage (ports 1, 2, 3, 4, 5, 6)	$V_{OL}$	_	0.45	V	I <sub>OL</sub> =1.6 mA <sup>1)</sup>	
Output low voltage (ports ALE, PSEN, RO)	V <sub>OL1</sub>	_	0.45	V	I <sub>OL</sub> =3.2 mA <sup>1)</sup>	
Output high voltage (ports 1, 2, 3, 4, 5, 6)	$V_{OH}$	2.4 0.9 V <sub>CC</sub>		V V	I <sub>OH</sub> =–80 μA I <sub>OH</sub> =–10 μA	
Output high voltage (port 0 in external bus mode, ALE, PSEN, RO)	V <sub>OH1</sub>	2.4 0.9 V <sub>CC</sub>		V	$I_{OH} = -800 \mu A^{2}$ $I_{OH} = -80 \mu A^{2}$	
Logic input low current (ports 1, 2, 3, 4, 5, 6)	$I_{IL}$	- 10	<b>- 70</b>	μА	V <sub>IN</sub> = 0.45 V	
Logical 1-to-0 transition current (ports 1, 2, 3, 4, 5, 6)	$I_{TL}$	<b>–</b> 65	- 650	μА	V <sub>IN</sub> = 2 V	
Input leakage current	$I_{LI}$	_	± 100	nA	$0.45 < V_{\text{IN}} < V_{\text{CC}}$	
(port 0, EA, ports 7, 8, HWPD)			± 150	nA	$0.45 < V_{IN} < V_{CC}$ $T_{A} > 100 ^{\circ}\text{C}$	
Input low current to RESET for reset	$I_{IL2}$	- 10	-100	μА	V <sub>IN</sub> = 0.45 V	
Input low current (XTAL2)	$I_{IL3}$	_	<b>– 15</b>	μА	V <sub>IN</sub> = 0.45 V	
Input low current (PE/SWD, OWE)	I <sub>IL4</sub>	_	- 20	μА	V <sub>IN</sub> = 0.45 V	
Pin capacitance	$C_{IO}$	_	10	pF	f <sub>C</sub> = 1 MHz T <sub>A</sub> = 25 °C	
Power supply current: Active mode, 12 MHz <sup>7)</sup> Active mode, 18 MHz <sup>7)</sup> Idle mode, 12 MHz <sup>7)</sup> Idle mode, 18 MHz <sup>7)</sup> Slow down mode, 12 MHz Slow down mode, 18 MHz Power Down Mode	I <sub>CC</sub>	- - - - -	28 37 24 31 12 16 50	mA mA mA mA mA mA	$V_{\rm CC} = 5 \text{ V},^{4)}$ $V_{\rm CC} = 5 \text{ V},^{4)}$ $V_{\rm CC} = 5 \text{ V},^{5)}$ $V_{\rm CC} = 5 \text{ V},^{6)}$ $V_{\rm CC} = 5 \text{ V},^{6)}$ $V_{\rm CC} = 5 \text{ V},^{6)}$ $V_{\rm CC} = 25.5 \text{ V},^{3)}$	

Notes see page 63.

## Notes for page 62:

- 1) Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the  $V_{\rm OL}$  of ALE and ports 1, 3, 4, 5 and 6. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF), the noise pulse on ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- 2) Capacitive loading on ports 0 and 2 may cause the  $V_{\rm OH}$  on ALE and  $\overline{\rm PSEN}$  to momentarily fall below the 0.9  $V_{\rm CC}$  specification when the address lines are stabilizing.
- 3)  $I_{\text{PD}}$  (Power down mode) is measured with:  $\overline{\text{EA}} = \overline{\text{RESET}} = V_{\text{CC}}$ ; Port0 = Port7 = Port8 =  $V_{\text{CC}}$ ; XTAL1 = N.C.; XTAL2 =  $V_{\text{SS}}$ ;  $\overline{\text{PE/SWD}} = \text{OWE} = V_{\text{SS}}$ ;  $\overline{\text{HWDP}} = V_{\text{CC}}$  (Software Power Down mode);  $V_{\text{ARef}} = V_{\text{CC}}$ ;  $V_{\text{AGND}} = V_{\text{SS}}$ ; all other pins are disconnected. Hardware Powerdown  $I_{\text{PD}}$ : OWE =  $V_{\text{CC}}$  or  $V_{\text{SS}}$ . No certain pin connection for the other pins.
- 4)  $I_{\rm CC}$  (active mode) is measured with: XTAL2 driven with  $t_{\rm CLCH,}$   $t_{\rm CHCL}$  = 5 ns,  $V_{\rm IL}$  =  $V_{\rm SS}$  + 0.5 V,  $V_{\rm IH}$  =  $V_{\rm CC}$  0.5 V; XTAL1 = N.C.;  $\overline{\rm EA}$  =  $\overline{\rm PE}/{\rm SWD}$  =  $V_{\rm CC}$ ; Port0 = Port7 = Port8 =  $V_{\rm CC}$ ;  $\overline{\rm HWPD}$  =  $V_{\rm CC}$ ;  $\overline{\rm RESET}$  =  $V_{\rm SS}$  all other pins are disconnected.  $I_{\rm CC}$  would be slightly higher if a crystal oscillator is used (appr. 1 mA).
- 5)  $I_{CC}$  (Idle mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL2 driven with  $t_{CLCH}$ ,  $t_{CHCL}$  = 5 ns,  $V_{IL}$  =  $V_{SS}$  + 0.5 V,  $V_{IH}$  =  $V_{CC}$  0.5 V; XTAL1 = N.C.; RESET =  $V_{CC}$ ; HWPD =  $V_{CC}$ ; Port0 = Port7 = Port8 =  $V_{CC}$ ; EA = PE/SWD =  $V_{SS}$ ; all other pins are disconnected;
- 6)  $I_{\rm CC}$  (slow down mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL2 driven with  $t_{\rm CLCH}$ ,  $t_{\rm CHCL}$  = 5 ns,  $V_{\rm IL}$  =  $V_{\rm SS}$  + 0.5 V,  $V_{\rm IH}$  =  $V_{\rm CC}$  0.5 V; XTAL1 = N.C.;  $\overline{\rm RESET}$  =  $V_{\rm CC}$ ;  $\overline{\rm HWPD}$  =  $V_{\rm CC}$ ; Port7 = Port8 =  $V_{\rm CC}$ ;  $\overline{\rm EA}$  =  $\overline{\rm PE}/{\rm SWD}$  =  $V_{\rm SS}$ ; all other pins are disconnected;
- 7)  $I_{\rm CC}$  Max at other frequencies is given by: active mode:  $I_{\rm CC}$  (max) = 1.50\*  $f_{\rm OSC}$  + 10 idle mode:  $I_{\rm CC}$  (max) = 1.17\*  $f_{\rm OSC}$  + 10 where  $f_{\rm OSC}$  is the oscillator frequency in MHz.  $I_{\rm CC}$  values are given in mA and measured at  $V_{\rm CC}$  = 5 V.

#### A/D Converter Characteristics

```
V_{CC} = 5 \text{ V} + 10 \%, -15 \%; V_{SS} = 0 \text{ V}
V_{\sf AREF} = V_{\sf CC} \pm 5\%; \ V_{\sf AGND} = V_{\sf SS} \pm 0.2 \ V; \ T_{\sf A} = 0 \ \text{to } 70 \ ^{\circ}\text{C} \ \text{for the SAB } 80\text{C}517\text{A}/83\text{C}517\text{A}-5 \ T_{\sf A} = -40 \ \text{to } 85 \ ^{\circ}\text{C} \ \text{for the SAB } 80\text{C}517\text{A}-\text{T}3/83\text{C}517\text{A}-5-\text{T}3} \ T_{\sf A} = -40 \ \text{to } 110 \ ^{\circ}\text{C} \ \text{for the SAB } 80\text{C}517\text{A}-\text{T}4/83\text{C}517\text{A}-5-\text{T}4}
```

Parameter	Symbol Limit values			Unit	Test condition	
		min.	typ.	max.		
Analog input capacitance	$C_1$		25	70	pF	
Sample time (inc. load time)	$T_{\mathbb{S}}$			4 t CY <sup>1)</sup>	μS	2)
Conversion time (inc. sample time)	$T_{C}$			14 t CY <sup>1)</sup>	μS	3)
Total unadjusted error	TUE			± 2	LSB	$V_{\text{AREF}} = V_{\text{CC}}$ $V_{\text{AGND}} = V_{\text{SS}}$
V <sub>AREF</sub> supply current	I <sub>REF</sub>		± 20		μА	4)

<sup>1)</sup>  $t_{\rm CY} = (8*2^{\rm ADCL}) \, f_{\rm OSC}; \, (t_{\rm CY} = 1) \, f_{\rm ADC}; \, f_{\rm ADC} = f_{\rm OSC} / (8*2^{\rm ADCL}))$ 2) This parameter specifies the time during the input capacitance  $C_{\rm I_{\rm I}}$  can be charged/discharged by the external source. It must be guaranteed, that the input capacitance  $C_{\rm I}$ , is fully loaded within this time. 4TCY is 2  $\mu$ s at the  $f_{\rm OSC}$ = 16 MHz. After the end of the sample time  $T_{\rm S}$ , changes of the analog input voltage have no effect on the conversion result.

This parameter includes the sample time  $T_{\rm S.}$  14TCY is 7  $\mu \rm s$  at  $f_{\rm OSC}$  = 16 MHz.

The differencial impedance  $r_{
m D}$  of the analog reference source must be less than 1 K $\Omega$  at reference supply voltage.

### **AC Characteristics**

 $V_{CC} = 5 \text{ V} + 10 \%, -15 \%; V_{SS} = 0 \text{ V}$ 

 $T_A$  = 0 to 70 °C for the SAB 80C517A/83C517A-5  $T_A$  = -40 to 85 °C for the SAB 80C517A-T3/83C517A-5-T3  $T_A$  = -40 to 110 ° C for the SAB 80C517A-T4/83C517A-5-T4

( $C_{\perp}$  for port 0, ALE and  $\overline{\text{PSEN}}$  outputs = 100 pF;  $C_{\perp}$  for all other outputs = 80 pF)

Parameter	Symbol	Limit values				
		18 MHz clock		Variable clock 1/t <sub>CLCL</sub> = 3.5 MHz to 18 MHz		
		min.	max.	min.	max.	

## **Program Memory Characteristics**

t <sub>LHLL</sub>	71	_	2 t <sub>CLCL</sub> – 40	_	ns
t <sub>AVLL</sub>	26	_	t <sub>CLCL</sub> - 30	_	ns
t <sub>LLAX</sub>	26	_	t <sub>CLCL</sub> - 30	_	ns
t <sub>LLIV</sub>	_	122	_	4t <sub>CLCL</sub> - 100	ns
t <sub>LLPL</sub>	31	_	t <sub>CLCL</sub> – 25	_	ns
t <sub>PLPH</sub>	132	_	3 t <sub>CLCL</sub> – 35	_	ns
t <sub>PLIV</sub>	_	92	_	3t <sub>CLCL</sub> – 75	ns
t <sub>PXIX</sub>	0	_	0		ns
<sup>t</sup> PXIZ	-	46	_	t <sub>CLCL</sub> – 10	ns
<sup>t</sup> PXAV*)	48	_	t <sub>CLCL</sub> – 8	_	ns
t <sub>AVIV</sub>	_	218	_	5t <sub>CLCL</sub> - 60	ns
t <sub>AZPL</sub>	0	_	0	_	ns
	tAVLL tLLAX tLLIV tLLPL tPLPH tPLIV tPXIX tPXIZ tPXAV*) tAVIV	t <sub>AVLL</sub> 26  t <sub>LLAX</sub> 26  t <sub>LLIV</sub> -  t <sub>LLIV</sub> 31  t <sub>PLPH</sub> 132  t <sub>PLIV</sub> -  t <sub>PXIX</sub> 0  t <sub>PXIX</sub> -  t <sub>PXAV*</sub> 48	tavel 26 -  telex 26 -  telex 26 -  telex 31 -  telex 31 -  telex 31 -  telex 32 -  telex 32 -  telex 33 -  telex 34 -  telex	tavel 26 - tavel 27 - 30 - tavel 27 - 28 - tavel 29 - t	$t_{AVLL}$ 26       - $t_{CLCL} - 30$ - $t_{LLAX}$ 26       - $t_{CLCL} - 30$ - $t_{LLIV}$ -       122       - $4t_{CLCL} - 100$ $t_{LLPL}$ 31       - $t_{CLCL} - 25$ - $t_{PLPH}$ 132       - $3t_{CLCL} - 35$ - $t_{PLIV}$ -       92       - $3t_{CLCL} - 75$ $t_{PXIX}$ 0       -       0 $t_{PXIZ}$ - $46$ - $t_{CLCL} - 10$ $t_{PXAV*}$ 48       - $t_{CLCL} - 8$ - $t_{AVIV}$ -       218       - $5t_{CLCL} - 60$


Interfacing the SAB 80C517A to devices with float times up to 45 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

## AC Characteristics (cont'd)


Parameter	Symbol	Limit values				Unit
		18 MHz clock		Variable clock 1/t <sub>CLCL</sub> = 3.5 MHz to 18 MHz		
		min.	max.	min.	max.	

## **External Data Memory Characteristics**


RD pulse width	t <sub>RLRH</sub>	233	_	6 t <sub>CLCL</sub> – 100	_	ns
WR pulse width	t <sub>WLWH</sub>	233	_	6 t <sub>CLCL</sub> – 100	_	ns
Address hold after ALE	t <sub>LLAX2</sub>	81	_	2 t <sub>CLCL</sub> - 30	_	ns
RD to valid data in	t <sub>RLDV</sub>	_	128	_	5 t <sub>CLCL</sub> - 150	ns
Data hold after RD	t <sub>RHDX</sub>	0	_	0	_	ns
Data float after RD	<sup>t</sup> RHDZ	_	51	_	2 t <sub>CLCL</sub> – 60	ns
ALE to valid data in	t <sub>LLDV</sub>	_	294	_	8 t <sub>CLCL</sub> - 150	ns
Address to valid data in	t <sub>AVDV</sub>	_	335	_	9 t <sub>CLCL</sub> – 165	ns
ALE to WR or RD	t <sub>LLWL</sub>	117	217	3 t <sub>CLCL</sub> – 50	3 t <sub>CLCL</sub> +50	ns
WR or RD high to ALE high	t <sub>WHLH</sub>	16	96	<i>t</i> <sub>CLCL</sub> – 40	t <sub>CLCL</sub> +40	ns
Address valid to WR	t <sub>AVWL</sub>	92	_	4 t <sub>CLCL</sub> - 130	_	ns
Data valid to WR transition	t <sub>QVWX</sub>	11	_	t <sub>CLCL</sub> – 45	-	ns
Data setup before WR	<sup>t</sup> QVWH	239	-	7 t <sub>CLCL</sub> – 150	_	ns
Data hold after WR	t <sub>WHQX</sub>	16	_	t <sub>CLCL</sub> - 40	_	ns
Address float after RD	t <sub>RLAZ</sub>	_	0	_	0	ns



# **Program Memory Read Cycle**



# **Data Memory Read Cycle**




**Data Memory Write Cycle** 

## AC Characteristics (cont'd)

Parameter	Symbol	Limit v	/alues	Unit
		Variabl Frequ. = 3.5 N		
		min.	max.	

## **External Clock Drive**

Oscillator period	t <sub>CLCL</sub>	55.6	285	ns
High time	t <sub>CHCX</sub>	20	<sup>t</sup> CLCL- <sup>t</sup> CHCX	ns
Low time	t <sub>CLCX</sub>	20	tCLCL-tCHCX	ns
Rise time	<sup>t</sup> CLCH	_	20	ns
Fall time	<sup>t</sup> CHCL	_	20	ns
Oscillator frequency	1/t <sub>CLC</sub>	3.5	18	MHz




## **External Clock Cycle**

## AC Characteristics (cont'd)

Parameter	Symbol	ol Limit values				Unit
		18 MHz clock Variable clock 1/t CLCL = 3.5 MHz to 18 M				
		min.	max.	min.	max.	

## **System Clock Timing**

ALE to CLKOUT	t <sub>LLSH</sub>	349	_	7 t <sub>CLCL</sub> – 40	_	ns
CLKOUT high time	t <sub>SHSL</sub>	71	_	2 t <sub>CLCL</sub> – 40	_	ns
CLKOUT low time	t <sub>SLSH</sub>	516	_	10 t <sub>CLCL</sub> - 40	_	ns
CLKOUT low to ALE high	<sup>t</sup> SLLH	16	96	t <sub>CLCL</sub> - 40	t <sub>CLCL</sub> +40	ns



## **System Clock Timing**


## **ROM Verification Characteristics**

$$T_A = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$$
;  $V_{CC} = 5 \text{ V} \pm 10\%$ ;  $V_{SS} = 0 \text{ V}$ 

Parameter	Symbol	Limit values		Unit
		min. max.		


## **ROM Verification Mode 1 (Standard Verify Mode for not Read Protected ROM)**

Address to valid data	<i>t</i> AVQV	_	48 t <sub>CLCL</sub>	ns
ENABLE to valid data	t <sub>ELQV</sub>	_	48 t <sub>CLCL</sub>	ns
Data float after ENABLE	t <sub>EHOZ</sub>	0	48 t <sub>CLCL</sub>	ns
Oscillator frequency	1/t <sub>CLCL</sub>	4	6	MHz




## **ROM Verification Mode 1**


## **ROM Verification Mode 2** (New Verify Mode for Protected and not Protected ROM)



### **ROM Verification Mode 2**




Application Circuitry for Verifying the Internal ROM




AC Inputs during testing are driven at  $V_{\rm CC}$  - 0.5 V for a logic '1' and 0.45 V for a logic '0'. Timing measurements are made at  $V_{\rm IHmin}$  for a logic '1' and  $V_{\rm ILmax}$  for a logic '0'.

## **AC Testing: Input, Output Waveforms**




For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs.  $I_{OL}/I_{OH} \ge \pm 20$  mA.


### AC Testing: Float Waveforms



### **Recommended Oscillator Circuits**

## **Package Outlines**





SMD = Surface Mounted Device