

Multistandard video decoder with super-adaptive comb filter, scaler and VBI data read-back via I<sup>2</sup>C-bus

Rev. 01 — 15 October 2008

**Product data sheet** 

### 1. General description

The SAF7115 is a video capture device that, due to its improved comb filter performance and 10-bit video output capabilities, is suitable for various applications such as In-car video reception, In-car entertainment or In-car navigation.

The SAF7115 is a combination of a two channel analog preprocessing circuit and a high performance scaler.

The two channel analog preprocessing circuit includes source-selection, an anti-aliasing filter and Analog-to-Digital Converter (ADC) per channel, an automatic clamp and gain control, two Clock Generation Circuits (CGC1 and CGC2) and a digital multi standard decoder that contains two-dimensional chrominance/luminance separation utilizing an improved adaptive comb filter.

The high performance scaler has variable horizontal and vertical up and down scaling and a brightness/contrast/saturation control circuit.

The decoder is based on the principle of line-locked clock decoding and is able to decode the color of PAL, SECAM and NTSC signals into *ITU-601* compatible color component values. The SAF7115 accepts CVBS or S-video (Y/C) from TV or VCR sources as analog inputs, including weak and distorted signals.

The expansion port (X-port) for digital video (bi-directional half duplex, D1 compatible) can be used to either output unscaled video using 10-bit or 8-bit dithered resolution or to connect to other external digital video sources for reuse of the SAF7115 scaler features.

The enhanced image port (I-port) of the SAF7115 supports 8-bit and 16-bit wide output data with auxiliary reference data for interfacing, e.g. with VGA controller applications. It is also possible to output video in square pixel formats accompanied by a square pixel clock of the appropriate frequency.

The SAF7115 also incorporates provisions for capturing the serially coded data in the Vertical Blanking Interval (VBI-data) of several standards in parallel. Three basic options are available to transfer the VBI data to other devices:

- Capturing raw video samples, after interpolation to the required output data rate, using the scaler and transferring the data to a device connected to the I-port
- Slicing the VBI data using the built-in VBI data slicer (data recovery unit) and transferring the data to a device connected to the I-port
- Slicing the VBI data using the built-in VBI data slicer and reading out the sliced data through the I<sup>2</sup>C-bus (for several slow VBI data type standards only)



The SAF7115 incorporates a frame locked audio clock generation. This function ensures that there is always the same number of audio samples associated with a frame, or a set of fields. This prevents the loss of synchronization between video and audio, during capture or playback. Furthermore, there is an option to use a second analog onboard PLL to enhance this audio clock to a low jitter frame locked audio clock.

The SAF7115 is controlled through the  $l^2$ C-bus with full write/read capability for all programming registers and a bit-rate of up to 400 kbit/s. See <u>Ref. 1</u> for a detailed register description, pin strapping and applications.

## 2. Features

#### 2.1 Video acquisition

- Six analog inputs, internal analog source selectors, e.g. (6 × CVBS) or (2 × Y/C and 2 × CVBS) or (1 × Y/C and 4 × CVBS)
- Two differential (bi-phase) video inputs as an alternative
- Two built-in analog anti-alias filters
- Two improved 9-bit CMOS ADCs in differential CMOS style at two-fold *ITU-656* oversampling (27 MHz)
- Fully programmable static gain or Automatic Gain Control (AGC) for the selected CVBS or Y/C channel
- Automatic Clamp Control (ACC) for CVBS, Y and C
- Switchable white peak control. Two 9-bit video CMOS ADCs, digitized CVBS or Y/C
- Signals are available on the expansion port (X-port)
- Requires only one crystal (32.11 MHz or 24.576 MHz) for all standards
- Independent gain and offset adjustments for raw data path

#### 2.2 Comb filter video decoder

- Digital PLL for synchronization and clock generation from all standard and non-standard video sources e.g. consumer grade Video Tape Recorders (VTR)
- Automatic detection of 50 Hz and 60 Hz field frequencies
- Automatic recognition of all common broadcast standards
- Enhanced horizontal and vertical sync detection
- Luminance and chrominance signal processing for:
  - PAL BGDHIN
  - Combination-PAL N
  - PAL M
  - NTSC M
  - NTSC-Japan
  - NTSC 4.43
  - SECAM (50 Hz/60 Hz)
- PAL delay line for correcting PAL phase errors
- Improved 2/4-line comb filter for two dimensional chrominance/luminance-separation operating with adaptive comb filter parameters.
  - Increased luminance and chrominance bandwidth for all PAL and NTSC-standards
  - Reduced cross color and cross luminance artefacts

Multistandard video decoder

SAF7115

- Independent Brightness Contrast Saturation (BCS) adjustment for decoder part
- User programmable sharpness control
- Detection of copy protected input signals:
  - According to Macrovision standard
  - Indicating the level of protection
- Automatic TV/VCR detection
- 10-bit wide video output at comb filter video decoder
- **X**-port video output either as:
  - Noise shaped 8-bit ITU-656 video or
  - Full 10-bit ITU-656 interface (DC-performance 9-bit)

#### 2.3 Video scaler

- Horizontal and vertical down-scaling and up-scaling to randomly sized windows
- Horizontal and vertical scaling range: variable zoom to 1/64 (icon) (note: H and V zoom are restricted by the transfer data rates)
- Vertical scaling with linear phase interpolation and accumulating filter for anti-aliasing (6-bit phase accuracy)
- Conversion to square pixel format
- Generation of a video output stream with improved synchronization grid at the I-port
- Two independent programming sets for scaler part, to define two regions (e.g. for different scaling for VBI and active picture) per field or sequences over frames
- Fieldwise switching between decoder part and expansion port (X-port) input
- Brightness, contrast and saturation controls for scaled outputs

#### 2.4 VBI data slicer

- Versatile VBI-data decoder, slicer, clock regeneration and byte synchronization, e.g.:
  - WST525/WST625 (CCST)
  - VPS
  - US/European Close Caption (CC)
  - WSS525 (CGMS), WSS625
  - US NABTS
  - VITC 525/VITC 625
  - Gemstar 1x
  - Gemstar 2x
  - Moji
- I<sup>2</sup>C-bus read-back of the following decoded data types:
  - US Close Caption (CC)
  - European Close Caption (CC)
  - WSS525 (CGMS)
  - WSS625 (CGMS)
  - Gemstar 1x
  - Gemstar 2x

#### 2.5 Clock generation

- On-chip line locked clock generation according *ITU-601*
- Generation of a frame locked audio master clock to support a constant number of audio clocks per video field
- Second onboard analog Phase-Locked Loop (PLL) to be used for:
  - On-chip line locked square pixel clock generation for PAL and NTSC square pixel video output or
  - The generation of a low jitter frame locked audio clock from the audio master clock through reuse of the analog square pixel PLL. The audio clock frequencies supported are 256 × f<sub>s</sub>, 384 × f<sub>s</sub> and 512 × f<sub>s</sub> (f<sub>s</sub> = 32 kHz, 44.1 kHz or 48 kHz)

#### 2.6 General features

- CMOS 3.3 V device with 5 V tolerant digital inputs and I/O ports
- Programming through serial I<sup>2</sup>C-bus, full read-back ability by an external controller, bit-rate up to 400 kbit/s
- Software controlled power saving stand-by modes
- Boundary Scan Test circuit complies to the *IEEE Std. 1149.b1-1994*

## 3. Applications

- General industrial video applications
- In-car TV reception
- In-car entertainment
- In-car navigation platforms

# 4. Ordering information

#### Table 1.Ordering information

Type number	Package							
	Name	Description	Version					
SAF7115HW	HTQFP100	plastic thermal enhanced thin quad flat package; 100 leads; body $14 \times 14 \times 1$ mm; exposed die pad	SOT638-1					
SAF7115ET	TFBGA160	plastic thin fine-pitch ball grid array package; 160 balls	SOT1016-1					

Semiconductors

NXP

Multistandard video decoder SAF7115

# S **Block diagram**



Product data sheet

Rev. 01 5 October 2008

> © NXP B.V. 2008. All rights S of 35

Fig 1.

**Block diagram** 

SAF7115 Multistandard video decoder

# 6. Pinning information

### 6.1 Pinning



#### Table 2.Pin allocation table (HTQFP100)

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V <sub>DDD(IO)</sub>	2	TDO <u>[1]</u>	3	TDI[1]	4	XTOUT
5	V <sub>SSA(XTAL)</sub>	6	XTALO	7	XTALI	8	V <sub>DDA(XTAL)</sub>
9	V <sub>SSA</sub>	10	AI24	11	V <sub>DDA2</sub>	12	AI23
13	AI2D	14	AI22	15	V <sub>SSA</sub>	16	Al21
17	V <sub>DDA1</sub>	18	AI12	19	AI1D	20	AI11
21	AGND	22	AOUT	23	V <sub>DDA0</sub>	24	V <sub>SSA</sub>
25	V <sub>DDD(IO)</sub>	26	V <sub>SSD(IO)</sub>	27	CE	28	LLC
29	LLC2	30	RESO_N	31	SCL	32	SDA
33	V <sub>DDD(CORE)</sub>	34	RTS0	35	RTS1	36	RTCO <sup>[1]</sup>
37	AMCLK	38	V <sub>SSD(CORE)</sub>	39	ASCLK	40	ALRCLK
41	AMXCLK	42	ITRDY	43	V <sub>DDD(CORE)</sub>	44	TEST0
45	ICLK	46	IDQ	47	ITRI	48	IGP0
49	IGP1	50	V <sub>SSD(IO)</sub>	51	V <sub>DDD(IO)</sub>	52	IGPV
53	IGPH	54	IPD7	55	IPD6	56	IPD5
57	IPD4	58	V <sub>DDD(CORE)</sub>	59	IPD3	60	IPD2
61	IPD1	62	IPD0	63	V <sub>SSD(CORE)</sub>	64	HPD7
65	HPD6	66	HPD5	67	HPD4	68	V <sub>DDD(CORE)</sub>
69	HPD3	70	HPD2	71	HPD1	72	HPD0
73	TEST1	74	TEST2	75	V <sub>DDD(IO)</sub>	76	V <sub>SSD(IO)</sub>

#### Multistandard video decoder

#### Table 2. Pin allocation table (HTQFP100) ... continued

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
77	TEST3	78	TEST4	79	TEST5	80	XTRI
81	XPD7	82	XPD6	83	V <sub>DDD(CORE)</sub>	84	XPD5
85	XPD4	86	XPD3	87	XPD2	88	V <sub>SSD(CORE)</sub>
89	XPD1	90	XPD0	91	XRV	92	XRH
93	V <sub>DDD(CORE)</sub>	94	XCLK	95	XDQ	96	XRDY
97	TRST_N <sup>[1]</sup>	98	TCK <sup>[1]</sup>	99	TMS <sup>[1]</sup>	100	V <sub>SSD(IO)</sub>

#### [1] See Table 4.

#### Table 3. Pin allocation table (TFBGA160)<sup>[1]</sup>

Row           A1           A5           A9           A13           Row           B1           B5           B9           B13           Row           C1	V <sub>DDD(IO)</sub> XCLK XPD3 TEST4 <b>B</b> XTOUT V <sub>DDD(CORE)</sub> XPD4 TEST2	B2 B6	TMS <sup>[2]</sup> XRH XPD5 V <sub>DDD(IO)</sub> TDO <sup>[2]</sup> XRV V <sub>DDD(CORE)</sub>	A3 A7 A11 - B3 B7 B11	TRST_N <sup>[2]</sup> XPD0 XPD6 - TCK <sup>[2]</sup> XPD1	A4 A8 A12 - B4 B8	XRDY V <sub>SSD(CORE)</sub> XTRI - XDQ XPD2
A5 A9 A13 <b>Row</b> B1 B5 B9 B13 <b>Row</b>	XCLK XPD3 TEST4 B XTOUT VDDD(CORE) XPD4 TEST2 C	A6 A10 A14 B2 B6 B10	XRH XPD5 V <sub>DDD(IO)</sub> TDO <sup>[2]</sup> XRV V <sub>DDD(CORE)</sub>	A7 A11 - B3 B7	XPD0 XPD6 - TCK[2]	A8 A12 - B4	V <sub>SSD(CORE)</sub> XTRI - XDQ
A9 A13 <b>Row</b> B1 B5 B9 B13 <b>Row</b>	XPD3 TEST4 B XTOUT V <sub>DDD(CORE)</sub> XPD4 TEST2 C	A10 A14 B2 B6 B10	XPD5 V <sub>DDD(IO)</sub> TDO <sup>[2]</sup> XRV V <sub>DDD(CORE)</sub>	A11 - B3 B7	XPD6       -       TCK <sup>[2]</sup>	A12 - B4	XTRI - XDQ
A13 Row B1 B5 B9 B13 Row	TEST4 B XTOUT V <sub>DDD(CORE)</sub> XPD4 TEST2 C	A14 B2 B6 B10	V <sub>DDD(IO)</sub> TDO[2] XRV V <sub>DDD(CORE)</sub>	- B3 B7	- TCK <sup>[2]</sup>	- B4	- XDQ
Row B1 B5 B9 B13 Row	B XTOUT V <sub>DDD(CORE)</sub> XPD4 TEST2 C	B2 B6 B10	TDO <sup>[2]</sup> XRV V <sub>DDD(CORE)</sub>	B3 B7	TCK <sup>[2]</sup>	B4	
B1 B5 B9 B13 <b>Row</b>	XTOUT V <sub>DDD(CORE)</sub> XPD4 TEST2 C	B6 B10	XRV V <sub>DDD(CORE)</sub>	B7			
B5 B9 B13 <b>Row</b>	V <sub>DDD(CORE)</sub> XPD4 TEST2 C	B6 B10	XRV V <sub>DDD(CORE)</sub>	B7			
B9 B13 <b>Row</b>	XPD4 TEST2 C	B10	V <sub>DDD(CORE)</sub>		XPD1	B8	XPD2
B13 Row	TEST2 C			R11		1	
Row	С	B14		ווט	XPD7	B12	TEST5
			TEST3	-	-	-	-
C1	VTALO						
	A IALU	C2	TDI <sup>[2]</sup>	C13	HPD0	C14	TEST1
Row	D						
D1	XTALI	D2	V <sub>SSA(XTAL)</sub>	D4	V <sub>SSD(IO)</sub>	D5	V <sub>SSD(IO)</sub>
D6	V <sub>SSD(IO)</sub>	D7	V <sub>SSD(IO)</sub>	D8	V <sub>SSD(IO)</sub>	D9	V <sub>SSD(IO)</sub>
D10	V <sub>SSD(IO)</sub>	D11	V <sub>SSD(IO)</sub>	D13	HPD2	D14	HPD1
Row	E						
E1	V <sub>DDA(XTAL)</sub>	E2	V <sub>SSA</sub>	E4	V <sub>SSD(IO)</sub>	E5	V <sub>SSD(IO)</sub>
E6	V <sub>SSD(IO)</sub>	E7	V <sub>SSD(IO)</sub>	E8	V <sub>SSD(IO)</sub>	E9	V <sub>SSD(IO)</sub>
E10	V <sub>SSD(IO)</sub>	E11	V <sub>SSD(IO)</sub>	E13	V <sub>DDD(CORE)</sub>	E14	HPD3
Row	F						
F1	V <sub>DDA2</sub>	F2	AI24	F4	V <sub>SSD(IO)</sub>	F5	V <sub>SSD(IO)</sub>
F6	V <sub>SSD(IO)</sub>	F7	V <sub>SSD(IO)</sub>	F8	V <sub>SSD(IO)</sub>	F9	V <sub>SSD(IO)</sub>
F10	V <sub>SSD(IO)</sub>	F11	V <sub>SSD(IO)</sub>	F13	HPD5	F14	HPD4
Row	G						
G1	AI23	G2	AI2D	G4	V <sub>SSD(IO)</sub>	G5	V <sub>SSD(IO)</sub>
G6	V <sub>SSD(IO)</sub>	G7	V <sub>SSD(IO)</sub>	G8	V <sub>SSD(IO)</sub>	G9	V <sub>SSD(IO)</sub>
G10	V <sub>SSD(IO)</sub>	G11	V <sub>SSD(IO)</sub>	G13	HPD7	G14	HPD6
Row	н						
H1	AI22	H2	V <sub>SSA</sub>	H4	V <sub>SSD(IO)</sub>	H5	V <sub>SSD(IO)</sub>
H6	V <sub>SSD(IO)</sub>	H7	V <sub>SSD(IO)</sub>	H8	V <sub>SSD(IO)</sub>	H9	V <sub>SSD(IO)</sub>

#### Multistandard video decoder

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
H10	V <sub>SSD(IO)</sub>	H11	V <sub>SSD(IO)</sub>	H13	IPD0	H14	$V_{SSD(CORE)}$
Row	J						
J1	AI21	J2	V <sub>DDA1</sub>	J4	V <sub>SSD(IO)</sub>	J5	V <sub>SSD(IO)</sub>
J6	V <sub>SSD(IO)</sub>	J7	V <sub>SSD(IO)</sub>	J8	V <sub>SSD(IO)</sub>	J9	V <sub>SSD(IO)</sub>
J10	V <sub>SSD(IO)</sub>	J11	V <sub>SSD(IO)</sub>	J13	IPD2	J14	IPD1
Row	К						
K1	AI12	K2	AI1D	K4	V <sub>SSD(IO)</sub>	K5	V <sub>SSD(IO)</sub>
K6	V <sub>SSD(IO)</sub>	K7	V <sub>SSD(IO)</sub>	K8	V <sub>SSD(IO)</sub>	K9	V <sub>SSD(IO)</sub>
K10	V <sub>SSD(IO)</sub>	K11	V <sub>SSD(IO)</sub>	K13	V <sub>DDD(CORE)</sub>	K14	IPD3
Row	L						
L1	AI11	L2	AGND	L4	TEST6	L5	TEST7
L6	V <sub>SSD(IO)</sub>	L7	V <sub>SSD(IO)</sub>	L8	V <sub>SSD(IO)</sub>	L9	V <sub>SSD(IO)</sub>
L10	TEST8	L11	TEST9	L13	IPD5	L14	IPD4
Row	Μ						
M1	AOUT	M2	V <sub>DDA0</sub>	M13	IPD7	M14	IPD6
Row	Ν						
N1	V <sub>SSA</sub>	N2	CE	N3	LLC2	N4	SCL
N5	V <sub>DDD(CORE)</sub>	N6	RTS1	N7	AMCLK	N8	ASCLK
N9	AMXCLK	N10	V <sub>DDD(CORE)</sub>	N11	ICLK	N12	ITRI
N13	IGP1	N14	IGPH	-	-	-	-
Row	Р						
P1	V <sub>DDD(IO)</sub>	P2	LLC	P3	RESO_N	P4	SDA
P5	RTS0	P6	RTCO <sup>[2]</sup>	P7	V <sub>SSD(CORE)</sub>	P8	ALRCLK
P9	ITRDY	P10	TEST0	P11	IDQ	P12	IGP0
P13	IGPV	P14	V <sub>DDD(IO)</sub>	-	-	-	-

#### Table 3. Pin allocation table (TFBGA160)<sup>[1]</sup> ...continued

[1] i.c.: internally connected; do not connect

[2] See Table 4.

### 6.2 Pin description

#### Table 4.Pin description

Symbol	Pin		Type <sup>[1]</sup>	Description
	HTQFP100	TFBGA160		
Supplies (ar	nalog)			
V <sub>DDA0</sub>	23	M2	Р	analog supply voltage 0 <sup>[2]</sup>
V <sub>DDA1</sub>	17	J2	Р	analog supply voltage 1 <sup>[3]</sup>
V <sub>DDA2</sub>	11	F1	Р	analog supply voltage 2 <sup>[4]</sup>
V <sub>DDA(XTAL)</sub>	8	E1	Р	crystal analog supply voltage
V <sub>SSA</sub>	9, 15 and 24	E2, H2 and N1	Ρ	analog ground supply voltage
V <sub>SSA(XTAL)</sub>	5	D2	Р	crystal analog ground supply voltage

SAF7115\_1 Product data sheet

SAF7115 Multistandard video decoder

Table 4.	Pin description	continued		
Symbol	Pin		Type <sup>[1]</sup>	Description
	HTQFP100	TFBGA160	_	
Supplies (	digital)			
V <sub>DDD(IO)</sub>	1, 25, 51 and 75	A1, A14, P1 and P14	Ρ	I/O digital supply voltage
V <sub>DDD(CORE)</sub>		B5, B10, E13, K13, N5 and N10	Ρ	core digital supply voltage
V <sub>SSD(CORE)</sub>	38, 63 and 88	A8, H14 and P7	Р	core digital ground supply voltage
V <sub>SSD(IO)</sub>	26, 50, 76 and 100	D4 to D11, E4 to E11, F4 to F11, G4 to G11, H4 to H11, J4 to J11, K4 to K11 and L6 to L9	Ρ	I/O digital ground supply voltage
Analog inp	outs			
AGND	21	L2	Р	analog signal ground reference for all AIx inputs
AI21	16	J1	AI	analog input 21
AI22	14	H1	AI	analog input 22
AI23	12	G1	AI	analog input 23
AI24	10	F2	AI	analog input 24
AI2D	13	G2	AI	differential input for ADC channel 2 (pins AI24, AI23, AI22 and AI21) <sup>[5]</sup>
AI11	20	L1	AI	analog input 11
AI12	18	K1	AI	analog input 12
AI1D	19	K2	AI	differential input for ADC channel 1 (pins AI12 and AI11)
Analog ou	tput			
AOUT	22	M1	AO	analog test output (do not connect)
I <sup>2</sup> C-bus				
SCL	31	N4	I (/O)/od	serial clock input (/output) with inactive output path
SDA	32	P4	l (/O)/od	serial data input (/output)
General co	ontrol			
CE	27	N2	l/pu	chip enable or reset input (with internal pull-up)
RESO_N	30	P3	0	reset output (active low)
Audio cloc	k			
ALRCLK	40	P8	(I/) O/st/pd	audio left/right clock output: can be strapped to supply through a 3.3 k $\Omega$ resistor indicating that the default 24.576 MHz crystal (internal pull-down) has been replaced by a 32.11 MHz crystal
AMCLK	37	N7	0	audio master clock output
AMXCLK	41	N9	I	audio master external clock input
ASCLK	39	N8	0	audio serial clock output

#### Table 4. Pin description ...continued

SAF7115\_1 Product data sheet

### **NXP Semiconductors**

SAF7115

Multistandard video decoder

Table 4.	Pin description	1 continued		
Symbol	Pin		Type <sup>[1]</sup>	Description
	HTQFP100	TFBGA160		
Real time	signals		·	
RTCO	36	P6	(I/) O/st/pd	real time control output <sup>[6]</sup>
RTS1	35	N6	0	real time status or sync information, controlled by subaddresses 11h and 12h
RTS0	34	P5	0	real time status or sync information, controlled by subaddresses 11h and 12h
Clocks				
LLC	28	P2	0	line-locked system clock output (27 MHz nominal), for backward compatibility; use pin XCLK for new applications
LLC2	29	N3	0	line locked 1/2 clock output (13.5 MHz nominal) for backward compatibility; do not use for new applications
XTALI	7	D1	I	input terminal for 24.576 MHz (32.11 MHz) crystal oscillator or connection of external oscillator with TTL compatible square wave clock signal
XTALO	6	C1	0	24.576 MHz (32.11 MHz) crystal oscillator output; not connected if pin XTALI is driven by an external single-ended oscillator
XTOUT	4	B1	0	crystal oscillator output signal, auxiliary signal
Boundary	scan test			
ТСК	98	B3	l/pu	test clock for boundary scan test (with internal pull-up)[7]
TDI	3	C2	l/pu	test data input for boundary scan test (with internal pull-up)[7]
TDO	2	B2	0	test data output for boundary scan test[7]
TMS	99	A2	l/pu	test mode select for boundary scan test or scan test (with internal pull-up) $\underline{[8]}$
TRST_N	97	A3	l/pu	test reset for boundary scan test (active LOW with internal pull-up); for board design without boundary scan connect TRST_N to 'ground', e.g. through V <sub>SSD(CORE)</sub> or V <sub>SSD(IO)</sub> <sup>[8]</sup>
Test inter	face			
TEST9	-	L11	l/pd	do not connect, reserved for future extensions and for testing
TEST8	-	L10	AI	do not connect, reserved for future extensions and for testing
TEST7	-	L5	AI	do not connect, reserved for future extensions and for testing
TEST6	-	L4	l/pu	do not connect, reserved for future extensions and for testing
TEST5	79	B12	l/pu	do not connect, reserved for future extensions and for testing
TEST4	78	A13	0	do not connect, reserved for future extensions and for testing
TEST3	77	B14	l/pu	do not connect, reserved for future extensions and for testing
TEST2	74	B13	I/pu	do not connect, reserved for future extensions and for testing
TEST1	73	C14	l/pu	do not connect, reserved for future extensions and for testing
TEST0	44	P10	0	do not connect, reserved for future extensions and for testing
Image por	rt (I-port)			
ICLK	45	N11	I/O	clock output signal for image port or optional asynchronous back end clock input
IDQ	46	P11	0	output data qualifier for image port (optional: gated clock output)
IGP1	49	N13	0	general purpose output signal 1; image port (controlled by subaddresses 84h and 85h); same functions as pin IGP0

#### Table 4. Pin description ...continued

SAF7115\_1

#### Multistandard video decoder

Symbol	Pin		Type <sup>[1]</sup>	Description
	HTQFP100	TFBGA160		
IGP0	48	P12	0	general purpose output signal 0; image port (controlled by subaddresses 84h and 85h)
IGPH	53	N14	0	multipurpose horizontal reference output signal; image port (controlled by subaddresses 84h and 85h)
IGPV	52	P13	0	multipurpose vertical reference output signal; image port (controlled by subaddresses 84h and 85h)
IPD7	54	M13	0	MSB of image port data output
IPD6	55	M14	0	MSB – 1 of image port data output
IPD5	56	L13	0	MSB – 2 of image port data output
IPD4	57	L14	0	MSB – 3 of image port data output
IPD3	59	K14	0	MSB – 4 of image port data output
IPD2	60	J13	0	MSB – 5 of image port data output
IPD1	61	J14	0	MSB – 6 of image port data output
IPD0	62	H13	0	LSB of image port data output
ITRDY	42	P9	l/pu	target ready input, image port (with internal pull-up)
ITRI	47	N12	I (/O)/pd	image port output control signal, affects all I-port pins including ICLK, enable and active polarity is under software control (bits IPE in subaddress 87h) output path used for testing: scan output
Expansio	n port (X-port)			
XCLK	94	A5	I/O	clock I/O expansion port
XDQ	95	B4	I/O	data qualifier I/O expansion port
XPD7	81	B11	I/O	MSB of expansion-port data: in 8-bit video output mode: this signal represents the video bit 7; in 10-bit video output mode: thi signal represents the video bit 9
XPD6	82	A11	I/O	MSB – 1 of expansion-port data: in 8-bit video output mode: this signal represents the video bit 6; in 10-bit video output mode: thi signal represents the video bit 8
XPD5	84	A10	I/O	MSB – 2 of expansion-port data: in 8-bit video output mode: this signal represents the video bit 5; in 10-bit video output mode: thi signal represents the video bit 7
XPD4	85	B9	I/O	MSB – 3 of expansion-port data: in 8-bit video output mode: this signal represents the video bit 4; in 10-bit video output mode: thi signal represents the video bit 6
XPD3	86	A9	I/O	MSB – 4 of expansion-port data: in 8-bit video output mode: this signal represents the video bit 3; in 10-bit video output mode: thi signal represents the video bit 5
XPD2	87	B8	I/O	MSB – 5 of expansion-port data: in 8-bit video output mode: this signal represents the video bit 2; in 10-bit video output mode: thi signal represents the video bit 4
XPD1	89	B7	I/O	MSB – 6 of expansion-port data: in 8-bit video output mode: this signal represents the video bit 1; in 10-bit video output mode: thi signal represents the video bit 3
XPD0	90	A7	I/O	expansion-port data: in 8-bit video output mode: this signal represents the video bit 0 (LSB); in 10-bit video output mode: thi signal represents the video bit 2

-- -

. . . .

.. .

#### Multistandard video decoder

Symbol	Pin		Type <sup>[1]</sup>	Description
	HTQFP100	TFBGA160		
XRDY	96	A4	0	task flag or read signal from scaler, controlled by bit XRQT (subaddress 83h)
XRH	92	A6	I/O	horizontal reference I/O expansion-port: in 10-bit video output mode: this signal represents the video bit 1
XRV	91	B6	I/O	vertical reference I/O expansion-port: in 10-bit video output mode this signal represents the video bit 0 (LSB)
XTRI	80	A12	l/pd	X-port output control signal, affects all X-port pins (XPD[7:0], XRH, XRV, XDQ and XCLK) enable and active polarity is under software control (bits XPE in subaddress 83h)
Host port	(H-port)			
HPD7	64	G13	I/O	MSB of host port data I/O, carries CbCr chrominance information in 16-bit video I/O modes
HPD6	65	G14	I/O	MSB – 1 of host port data I/O, carries CbCr chrominance information in 16-bit video I/O modes
HPD5	66	F13	I/O	MSB – 2 of host port data I/O, carries CbCr chrominance information in 16-bit video I/O modes
HPD4	67	F14	I/O	MSB – 3 of host port data I/O, carries CbCr chrominance information in 16-bit video I/O modes
HPD3	69	E14	I/O	MSB – 4 of host port data I/O, carries CbCr chrominance information in 16-bit video I/O modes
HPD2	70	D13	I/O	MSB – 5 of host port data I/O, carries CbCr chrominance information in 16-bit video I/O modes
HPD1	71	D14	I/O	MSB – 6 of host port data I/O, carries CbCr chrominance information in 16-bit video I/O modes
HPD0	72	C13	I/O	LSB of host port data I/O, carries CbCr chrominance information in 16-bit video I/O modes

[1] A = analog, I = input, O = output, P = power, st = strapping, pu = pull-up, pd = pull-down, od = open-drain.

[2] For CGC1 and CGC2.

[3] For analog inputs Al1x.

[4] For analog inputs Al2x.

- [5] For normal operation connect pins Al1D and Al2D to ground through a capacitor. In principle both analog input stages can operate in differential mode, too, depending on the application. This may be interesting for differential video (CVBS). Please contact NXP for more information.
- [6] This contains information about actual system clock frequency, field rate, odd/even sequence, decoder status, subcarrier phase and frequency and PAL sequence (according to RTC level 3.1, refer to external document *RTC Functional Specification* for details), can be strapped to supply through a 3.3 kΩ resistor to change the default I<sup>2</sup>C-bus read and write addresses from 42h and 43h (internal pull-down) to 40h and 41h.
- [7] According to the *IEEE1149.b1-1994* standard pins TDI and TMS are input pins with an internal pull-up transistor and TDO is a 3-state output pin. Pins TCK and TRST\_N are also built with internal pull-up.
- [8] This pin provides easy initialization of BST circuitry. Pin TRST\_N can be used to force the Test Access Port (TAP) controller to the test-logic-reset state (normal operation) at once.

# 7. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

All ground pins connected together and grounded (0 V); all supply pins connected together.

•					
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DDA0</sub>	analog supply voltage 0	for CGC1 and CGC2	-0.5	+4.6	V
V <sub>DDA1</sub>	analog supply voltage 1	for analog inputs AI1x	-0.5	+4.6	V
V <sub>DDA2</sub>	analog supply voltage 2	for analog inputs AI2x	-0.5	+4.6	V
V <sub>DDA(XTAL)</sub>	crystal analog supply voltage		-0.5	+4.6	V
V <sub>DDD(CORE)</sub>	core digital supply voltage		-0.5	+4.6	V
V <sub>DDD(IO)</sub>	I/O digital supply voltage		-0.5	+4.6	V
V <sub>I(a)</sub>	analog input voltage		-0.5	+4.6	V
V <sub>i</sub>	input voltage	at pins XTALI, SDA and SCL	-0.5	V <sub>DDx</sub> + 0.5	V
V <sub>I(D)</sub>	digital input voltage	outputs in 3-state	-0.5	+4.6	V
			<u>[1]</u> –0.5	+5.5	V
$\Delta V_{SS}$	ground supply voltage difference		-	100	mV
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
V <sub>esd</sub>	electrostatic discharge	human body model, all pins	[2] _	±2000	V
	voltage	charged device model, corner pins	[3] _	±750	V
		charged device model, all other pins	[3] _	±500	V

[1] Condition for maximum voltage at digital inputs or I/O pins:  $3.0 \text{ V} < \text{V}_{\text{DDD}} < 3.6 \text{ V}.$ 

[2] Class 2 according to *EIA/JESD22-114*.

[3] Class C3B according to AEC-Q100-011.

## 8. Thermal characteristics

Table 6.	Thermal characteristics			
Symbol	Parameter	Conditions	Тур	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air		
		SAF7115ET	<sup>[1]</sup> 23	K/W
		SAF7115HW	<mark>[2]</mark> 35	K/W

[1] The overall R<sub>th(j-a)</sub> value can vary depending on the board layout. To minimize the effective R<sub>th(j-a)</sub> all power and ground pins must be connected to the power and ground layers directly and use maximum areas for power and ground planes in the application PCB.

In order to meet the specified  $R_{th(j-a)}$  value the exposed die pad of the package has to be soldered directly to the ground layer of the application PCB.

[2] The overall R<sub>th(j-a)</sub> value can vary depending on the board layout. To minimize the effective R<sub>th(j-a)</sub> all power and ground pins must be connected to the power and ground layers directly and use maximum areas for power and ground planes in the application PCB.

The R<sub>th(j-a)</sub> value is calculated for a 4 layer PCB ( $100 \times 100 \text{ mm}^2$ ) with at least 50 plated through-hole-vias at the center of the package (large ground area). This calculation assumes 80 % coverage for power and ground metal layers and a natural convection flow at top and bottom sides of the PCB.

Maximum ball temperature then is 110 °C, assuming ambient temperature  $T_{amb(max)} = 85$  °C.

# 9. Characteristics

#### Table 7. Characteristics

 $V_{DDD}$  = 3.0 V to 3.6 V;  $V_{DDA}$  = 3.1 V to 3.5 V;  $T_{amb}$  = 25 °C; timings and levels refer to drawings and conditions illustrated in Figure 3 and Figure 4; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supplies						
V <sub>DDA0</sub>	analog supply voltage 0	for CGC1 and CGC2	3.1	3.3	3.5	V
V <sub>DDA1</sub>	analog supply voltage 1	for analog inputs AI1x	3.1	3.3	3.5	V
V <sub>DDA2</sub>	analog supply voltage 2	for analog inputs AI2x	3.1	3.3	3.5	V
V <sub>DDA(XTAL)</sub>	crystal analog supply voltage		3.1	3.3	3.5	V
V <sub>DDD</sub> (CORE)	core digital supply voltage		3.0	3.3	3.6	V
V <sub>DDD(IO)</sub>	I/O digital supply voltage		3.0	3.3	3.6	V
I <sub>DDA</sub>	analog supply current	$V_{DDAx} = 3.3 \text{ V}$ ; bits AOSL1 and AOSL0 = 0b	<u>[1]</u>			
		CVBS mode	-	81	-	mA
		Y/C mode	-	142	-	mA
I <sub>DDD</sub>	digital supply current	X-port 3-state; 8-bit I-port out	-	108	-	mA
Р	power dissipation	digital part; open pin AOUT	-	356	-	mW
		analog part; V <sub>DDAx</sub> = 3.3 V				
		CVBS mode	-	267	-	mW
		Y/C mode	-	468	-	mW
		analog and digital parts				
		CVBS mode	-	623	-	mW
		Y/C mode	-	825	-	mW
		power-down mode	[2] _	7	-	mW
		power-save mode	[3]	115	-	mW
Analog par	t					
V <sub>i(p-p)</sub>	peak-to-peak input voltage	for normal video levels 1 V (p-p), $-3 \text{ dB}$ termination 18 $\Omega$ to 56 $\Omega$ and AC coupling required; coupling capacitor is 47 nF	-	0.7	-	V
I <sub>CL</sub>	clamping current	$V_I = 1 V DC$	-	±8	-	μA
Z <sub>i</sub>	input impedance	clamping current off	200	-	-	kΩ
C <sub>i</sub>	input capacitance		-	-	10	pF
α <sub>cs</sub>	channel separation	f <sub>i</sub> < 5 MHz	-	-	-50	dB
9-bit analog	g-to-digital converters					
В	bandwidth	at –3 dB	-	7	-	MHz
Φdif	differential phase	amplifier plus anti-alias filter bypassed	-	2	-	deg

#### Table 7. Characteristics ...continued

 $V_{DDD}$  = 3.0 V to 3.6 V;  $V_{DDA}$  = 3.1 V to 3.5 V;  $T_{amb}$  = 25 °C; timings and levels refer to drawings and conditions illustrated in Figure 3 and Figure 4; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
G <sub>dif</sub>	differential gain	amplifier plus anti-alias filter bypassed		-	2	-	%
clk(ADC)	ADC clock frequency			25.4	_	28.6	MH
DLE <sub>DC</sub>	DC differential linearity error			-	0.7	-	LSB
LE <sub>DC</sub>	DC integral linearity error			-	1	-	LSE
∆G <sub>ADC</sub>	ADC gain difference		[4]	-	3	-	%
Digital inpu	uts						
VIL	LOW-level input voltage	pins SCL and SDA	[5]	-0.5	-	+0.3 × $V_{CC(I2C-bus)}$	V
		any other pin, including pin XTALI	<u>[5]</u>	-0.3	-	+0.8	V
V <sub>IH</sub>	HIGH-level input voltage	pins SCL and SDA	<u>[5]</u>	$0.7 \times V_{CC(I2C-bus)}$	-	$V_{CC(I2C-bus)} + 0.5$	V
		pin XTALI		2.0	-	$V_{DDA(XTAL)} + 0.3$	V
		any other pin		2.0	-	5.5	V
LI	input leakage current			-	-	1	μΑ
L(I/O)	leakage current (I/O)			-	-	10	μΑ
Ci	input capacitance	I/O at high-impedance		-	-	8	pF
Digital outp	puts[6]						
V <sub>OL</sub>	LOW-level output voltage	pin SDA at 3 mA sink current		-	-	0.4	V
		all digital clocks		0	-	0.6	V
		for all other digital outputs		0	-	0.4	V
V <sub>OH</sub>	HIGH-level output voltage	all digital output pins		2.4	-	$V_{DDD(IO)} + 0.5$	V
Clock outp	ut timing (LLC and LLC2)	<u>[7]</u>					
C <sub>o(L)</sub>	output load capacitance			15	-	50	pF
T <sub>cy</sub>	cycle time	pin LLC		35	-	39	ns
		pin LLC2		70	-	78	ns
δ	duty cycle	for $t_{CLKH}/T_{cy}$ ; $C_L = 40 \text{ pF}$		40	-	60	%
tr	rise time	0.2 V to $V_{DDD(IO)} - 0.2$ V		-	-	5	ns
t <sub>f</sub>	fall time	$V_{DDD(IO)} - 0.2$ V to 0.2 V		-	-	5	ns
t <sub>d</sub>	delay time	between LLC and LLC2: measured at 1.5 V; $C_L = 25 \text{ pF}$		-4	+1	+8	ns
Horizontal	PLL						
f <sub>hl(nom)</sub>	nominal horizontal line	50 Hz field		-	15625	-	Hz
	frequency	60 Hz field		-	15734	-	Hz
$\Delta f_{hl}/f_{hl(nom)}$	horizontal line frequency deviation			-	-	5.7	%

#### Table 7. Characteristics ...continued

 $V_{DDD} = 3.0 \text{ V}$  to 3.6 V;  $V_{DDA} = 3.1 \text{ V}$  to 3.5 V;  $T_{amb} = 25 \text{ °C}$ ; timings and levels refer to drawings and conditions illustrated in Figure 3 and Figure 4; unless otherwise specified.

Subcarrier PLLfsubc(room) frequencyPAL BGH-4433619-NTSC M-3575612-PAL M-3582056-PAL M-3582056-Afsubc(tockin) frequency±400Subcarrier lock-in frequency±400Co(L)output load capacitance15-50Co(L)cycle timeXCLK output35-65trrise time0.6 V to 2.6 V50trfall time2.6 V to 0.6 V50Data output load capacitance15-50Co(L)output load capacitance15-50Data output hold time15-60th(Q)data output hold time15-60th(Q)data output hold time12troycycle timeXCLK output31-455duty cyclefort tycLK+/Tcy405060th(Q)data input set-up time*15-50Data and tiput hold time*166th(Q)data input set-up time*16th(G)data input set-up time*166th(Q)data input set-up time*166th(Q)data input set-up time*166 <t< th=""><th>mbol l</th><th>Parameter</th><th>Conditions</th><th></th><th>Min</th><th>Тур</th><th>Max</th><th></th><th>Unit</th></t<>	mbol l	Parameter	Conditions		Min	Тур	Max		Unit
frequency         NTSC M         -         357945         -           PAL M         -         3575612         -           PAL N         -         3582056         -           Afsubc(took-in) frequency         subcarrier lock-in frequency         ±400         -         55           Expansion port (X-port) output timing with XCLK clock output         35         -         50           T <sub>cy</sub> cycle time         XCLK output         35         -         65           t         rise time         0.6 V to 2.6 V         -         -         5           t         fall time         2.6 V to 0.6 V         -         -         5           Data and control signal output tod capacitance         15         -         50           Sal5(3-1) Otb/U         -         50         -         50           Co(L)         output load capacitance         15         -         50           th(Q)         data output hold time         12         -         -           th(Q)         data output hold time         13         -         45           frep         propagation delay         from positive edge of XCLK output         31         -         5           th(Q)	bcarrier P	LL							
			PAL BGHI		-	4433619	-		Hz
PAL N-3582056- $\Delta f_{subcl(ock:in)}frequencysubcarrier lock-infrequency\pm 400Expansion port (X-port) output tim/erVICLK clock outputCo(L)output load capacitance15-50ToyCycle timeXCLK output35-650Co(L)Statistical colspan="2">Statistical colspan="2">Statistical colspan="2">Statistical colspan="2">Statistical colspan="2"Statistical colspan="2"Co(L)output load capacitance15-Co(L)output load capacitanceStatistical colspan="2"Co(L)output load capacitance$	f	frequency	NTSC M		-	3579545	-		Hz
$\Delta f_{subc(lock-in)}$ frequencysubcarrier lock-in frequencysubcarrier lock-in frequencysubcarrier lock-in generation output timic with XCLK clock outputsubcarrier lock-in fersubcarrier lock-in generation output load capacitancesubcarrier lock-in generation output load capacitancesubcarrier lock-in generation output load capacitancesubcarrier lock-in generation output load capacitancesubcarrier lock-in 			PAL M		-	3575612	-		Hz
frequency           Expansion port (X-port) output timily with XCLK clock output           Co(L)         output load capacitance         15         -         50           Tcy         cycle time         XCLK output         35         -         65           δ         duty cycle         for t <sub>XCLK+V</sub> /T <sub>CY</sub> 35         -         65           δ         duty cycle         for t <sub>XCLK+V</sub> /T <sub>CY</sub> 35         -         5           Data and control signal output timily X-port including RT-port, relate to XCLK output for X/CKR           Bata and control signal output timily X-port including RT-port, relate to XCLK output for X/CKR           Solution control signal output timily with XCLK clock input           Co(L)         output load capacitance         15         -         23           Co(L)         output load capacitance         XCLK clock input           To propagation delay         from positive edge of XCLK input			PAL N		-	3582056	-		Hz
Co(t.)output load capacitance15-50T_{cy}cycle timeXCLK output35-65 $\delta$ duty cyclefor $t_{XCLK+//T_{cy}}$ 35-65trrise time0.6 V to 2.6 V5Data and control signal output timing X-port including RT-port, related to XCLK output (for XPCK[ 83h[5:4] = 01b)?Co(t.)output load capacitance15-50Co(t.)output load capacitance15-50Co(t.)output load capacitance15-50Port and soutput hold time19223Co(t.)output load capacitance15-50Co(t.)output load capacitance15-50Port and soutput hold time19223Co(t.)output load capacitance15-23Co(t.)output timing with XCLK clock inputTreycycle timeXCLK input31-45A duty cyclefor $X_{CLK+/T_{Cy}}$ 405060tripfall time5Data and control signal input timing X-port, related to XCLK input (tri XPCK[1:0] 83h[5:4] = 11b); $I_{su(D)}$ data input set-up time196tripfall time-31-20					±400	-	-		Hz
Tcy         cycle time         XCLK output         35         -         39           δ         duty cycle         for txCLKH/Tcy         35         -         65           tr         rise time         0.6 V to 2.6 V         -         -         5           Data and control signal output timing X-port including RT-port, related to XCLK output (for XPCK[ 83h[5:4] = 01b)[2]         -         -         50           Co(L)         output load capacitance         15         -         50           th(q)         data output hold time         [8]         2         -         -           th(Q)         data output hold time         [8]         -         -         23           ZCLK output         31         -         45         -         -           for positive edge of xCLK input         31         -         45         -           δ         duty cycle         for txCLKH/Tcy         40         50         60           tr         rise time         XCLK input         31         -         45           δ         duty cycle         for txCLKH/Tcy         40         50         60           tr         fall time         -         5         -         5	pansion p	ort (X-port) output timi	ng with XCLK clock outp	ut					
δ         duty cycle         for t <sub>XCLKH</sub> /T <sub>cy</sub> 35         -         65           tr         rise time         0.6 V to 2.6 V         -         -         5           Data and control signal output timing X-port including RT-port, related to XCLK output (for XPCK[ 83h[5:4] = 01b)[2]         -         -         50           C <sub>0</sub> (L)         output load capacitance         15         -         50           t <sub>h</sub> (Q)         data output hold time         [8]         2         -         -           t <sub>h</sub> (Q)         data output hold time         [8]         -         -         23           ZCK output         15         -         50         -         23           ZCK output         31         -         45         -         -           δ         duty cycle         for t <sub>XCLKH</sub> /T <sub>cy</sub> 40         50         60           t <sub>r</sub> rise time         XCLK input         31         -         45           δ         duty cycle         for t <sub>XCLKH</sub> /T <sub>cy</sub> 40         50         60           t <sub>r</sub> fall time         -         -         5         5           Data and control signal input timing X-port, related to XCLK input         for t <sub>ACLH</sub> /T <sub>cy</sub> <	L) (	output load capacitance			15	-	50		pF
tr       rise time       0.6 V to 2.6 V       -       -       5         tr       fall time       2.6 V to 0.6 V       -       -       5         Data and control signal output timing X-port including RT-port, related to XCLK output (for XPCK[ 83h[5:4] = 01b)[7]       Co(L)       output load capacitance       15       -       50         Co(L)       output load capacitance       15       -       50         trpD       propagation delay       from positive edge of XCLK output       18       -       23         Expansion port (X-port) input timing with XCLK clock input       31       -       45       60       60         tr       rise time       -       -       5       5         Data and control signal input timing X-port, related to XCLK input       31       -       45 $\delta$ duty cycle       for $t_{XCLK/T_{Cy}$ 40       50       60         tr,       rise time       -       -       5       5         Data and control signal input timing X-port, related to XCLK input (for XPCK[1:0] 83h[5:4] = 11b);       5       -       6         th_(D)       data input set-up time       Image of the poly output load capacitance       Image of the poly output load capacitance       -       -       - <t< td=""><td>(</td><td>cycle time</td><td>XCLK output</td><td></td><td>35</td><td>-</td><td>39</td><td></td><td>ns</td></t<>	(	cycle time	XCLK output		35	-	39		ns
trfall time2.6 V to 0.6 V5Data and control signal output timing X-port including RT-port, related to XCLK output (for XPCK[ 83h[5:4] = 01b)[7]Co(L)output load capacitance15-50th(Q)data output hold time192th(Q)data output hold time19223th(Q)data output hold timefrom positive edge of XCLK output1923Expansion port (X-port) input timing with XCLK clock input31-45 $\delta$ duty cyclefor $X_{CLKH}/T_{cy}$ 405060trrise time5Data and control signal input timing X-port, related to XCLK input (for XPCK[1:0] 83h[5:4] = 11b);tsu(D)data input set-up time196tsu(D)data input set-up time196th(Q)data input hold time19-33-6th(Q)data output hold time19-33-6th(Q)data output hold time19-33-50thread to XCLK input19-31-90data output hold time10-31-90thread to XCLK input31-9035-65To propagation delayfrom positive edge of XCLK input31-90thread to XCLK input <td>(</td> <td>duty cycle</td> <td>for t<sub>XCLKH</sub>/T<sub>cy</sub></td> <td></td> <td>35</td> <td>-</td> <td>65</td> <td></td> <td>%</td>	(	duty cycle	for t <sub>XCLKH</sub> /T <sub>cy</sub>		35	-	65		%
Data and control signal output timing X-port including RT-port, related to XCLK output (for XPCK[ 83h[5:4] = 01b)[2] $C_{o(L)}$ output load capacitance15-50 $t_{h(Q)}$ data output hold time12 $t_{pD}$ propagation delayfrom positive edge of XCLK output1923Expansion port (X-port) input timing with XCLK clock input $T_{cy}$ cycle timeXCLK input31-45 $\delta$ duty cyclefor $t_{XCLKH/T_{cy}}$ 405060 $t_r$ rise time5Data and control signal input timing X-port, related to XCLK input (for XPCK[1:0] 83h[5:4] = 11b); $t_{su(D)}$ data input set-up time196- $t_{h(Q)}$ data input set-up time196-6 $t_{h(Q)}$ data output hold time19-23- $t_{pD}$ propagation delayfrom positive edge of XCLK input10-6 $t_{h(Q)}$ data output hold time19-23- $t_{pD}$ propagation delayfrom positive edge of 	I	rise time	0.6 V to 2.6 V		-	-	5		ns
83h[5:4] = 01b)[7] $C_{o(L)}$ output load capacitance15-50 $t_{h(Q)}$ data output hold time[8]2 $t_{PD}$ propagation delayfrom positive edge of XCLK output[9]-23Expansion port (X-port) input timing with XCLK clock input $T_{cy}$ cycle timeXCLK input31-45 $\delta$ duty cyclefor $t_{XCLKH}/T_{cy}$ 405060 $t_r$ rise time5Data and control signal input timing X-port, related to XCLK input (for XPCK[1:0] 83h[5:4] = 11b); $t_{su(D)}$ data input set-up time[9]6- $t_{h(D)}$ data output hold time[10]-3- $t_{n(Q)}$ data output hold time[10]-23- $t_{n(Q)}$ output load capacitance15-50Image port (I-port) output timing with ICLK clock output-23- $C_{o(L)}$ output load capacitance15-50 $T_{cy}$ cycle time31-903 $\delta$ duty cyclefor $t_{ICLKH}/T_{cy}$ ; $C_L = 40$ pF35-65 $t_r$ rise time0.6 V to 2.6 V55 $t_r$ fall time2.6 V to 0.6 V55 $t_r$ fall time2.6 V to 0.6 V55 $t_r$ fall time2.6 V to 0.6 V56<	f	fall time	2.6 V to 0.6 V		-	-	5		ns
$t_{h(Q)}$ data output hold time       Image of XCLK output       2       - $t_{PD}$ propagation delay       from positive edge of XCLK output       1       2       23 <b>Expansion -vert X-port) input timing with XCLK clock input</b> $T_{cy}$ cycle time       XCLK input       31       -       45 $\delta$ duty cycle       for $t_{XCLKH}/T_{cy}$ 40       50       60 $t_r$ rise time       -       -       5         Data and cycle signal input timing X-port, related to XCLK INPUT (VET XPCK[1:0] 83/15:4] = 11/15);       1       -       6 $t_{n(\Omega)}$ data input set-up time       Image of the time of t			ng X-port including RT-po	ort, rela	ted to XC	LK output (for )	<b>(PCK[1:0</b>	]	
m(q)       propagation delay       from positive edge of XCLK output       [9]       -       23         Expansion port (X-port) input timing with XCLK clock input       XCLK output       31       -       24         T <sub>cy</sub> cycle time       XCLK input       31       -       45         δ       duty cycle       for $t_{XCLKH/T_{cy}$ 40       50       60         tr       rise time       -       -       5         Data and cycle input timing xit/xCLK clock input       -       -       5         Data and control signal input timing x-port, related to XCLK input (for XPCK[1:0] 8J+[5:4] = 11b);       1       1         tsu(D)       data input set-up time       9       6       -       -         tqu(D)       data output hold time       10       -       31       -       6         th(Q)       data output hold time       10       -       23       -       6         th(Q)       data output hold time       10       -       23       -       6         th(Q)       data output hold time       10       -       23       -       6         th(Q)       output load capacitance       15       -       50       -       6       -<	L) (	output load capacitance			15	-	50		pF
XCLK output         XCLK output         Expansion port (X-port) input timing with XCLK clock input         T_cy       cycle time       XCLK input       31       -       45 $\delta$ duty cycle       for t <sub>XCLKH</sub> /T <sub>cy</sub> 40       50       60         tr       rise time       -       -       5         Data and control signal input timing X-port, related to XCLK input (for XPCK[1:0] 83h[5:4] = 11b);         tsu(D)       data input set-up time       Image of the data input hold time       Image of the data input hold time       Image of the data output hold time       Image of the data input timing with ICLK clock output         Image port (I-port) output timing with ICLK clock output       15       -       50         Co(L)       output load capacitance       15       -       50         T_cy       cycle time       0.6 V to 2.6 V       -       50 $\delta_{1}$ file time       0.6 V to 2.6 V       -       50 $\delta_{1}$ file time       0.6 V to 2.6 V       -       50 $\delta_{1}$ file time       0.6 V to 2.6 V       -       50 $\delta_{1}$ file time       0.6 V to 2.6 V       -       5	)) (	data output hold time		[8]	2	-	-		ns
T <sub>cy</sub> cycle time         XCLK input         31         -         45           δ         duty cycle         for t <sub>XCLKH</sub> /T <sub>cy</sub> 40         50         60           tr         rise time         -         -         5           Data and control signal input timing X-port, related to XCLK input (for XPCK[1:0] 83h[5:4] = 11b);         tsu(D)         data input set-up time         9         6         -         -           t <sub>h</sub> (D)         data output hold time         19         -         -         6           t <sub>h</sub> (Q)         data output hold time         10         -         23         -           t <sub>PD</sub> propagation delay         from positive edge of XCLK input         110         -         20         -           t <sub>PD</sub> output load capacitance         15         -         50         -         -           C <sub>o(L)</sub> output load capacitance         15         -         50         -         <	I	propagation delay		[8]	-	-	23		ns
$\delta$ duty cyclefor $t_{XCLKH}/T_{cy}$ 405060 $t_r$ rise time5 $t_f$ fall time5Data and control signal input timing X-port, related to XCLK input (for XPCK[1:0] 83h[5:4] = 11b); $t_{su(D)}$ data input set-up time96 $t_{h(D)}$ data input set-up time966 $t_{h(Q)}$ data output hold time10-3-6 $t_{PD}$ propagation delayfrom positive edge of $XCLK$ input10-23-Image port (I-port) output timing wit/ICLK clock output $C_{o(L)}$ output load capacitance15-50 $T_{cy}$ cycle timefor $t_{ICLKH}/T_{cy}$ ; $C_L = 40$ pF35-65 $t_r$ rise time0.6 V to 2.6 V5 $t_f$ fall time2.6 V to 0.6 V5	pansion p	ort (X-port) input timing	g with XCLK clock input						
trrise time5trfall time5Data and control signal input timing X-port, related to XCLK input (for XPCK[1:0] 83h[5:4] = 11b);tsu(D)data input set-up time96th(D)data input hold time96th(Q)data output hold time96th(Q)data output hold time96th(Q)data output hold time100-3-th(Q)data output hold time100-23-th(Q)data output hold time100-23-th(Q)output load capacitance15-50T_cycycle time31-90 $\delta$ duty cyclefor $t_{ICLKH}/T_{cy}$ ; $C_L = 40 \text{ pF}$ 35-65t_rrise time0.6 V to 2.6 V5t_ffall time2.6 V to 0.6 V5	(	cycle time	XCLK input		31	-	45		ns
trfall time5Data and control signal input timing X-port, related to XCLK input (for XPCK[1:0] 83h[5:4] = 11b);tsu(D)data input set-up time96th(D)data input hold time96th(Q)data output hold time10-3-tpDpropagation delayfrom positive edge of XCLK input10-23-Image port (I-port) output timing with ICLK clock outputCo(L)output load capacitance15-50Tcycycle time0.6 V to 2.6 V35-65trrise time0.6 V to 2.6 V5	(	duty cycle	for $t_{\text{XCLKH}}/T_{\text{cy}}$		40	50	60		%
Data and control signal input timing X-port, related to XCLK input (for XPCK[1:0] 83h[5:4] = 11b); $t_{su(D)}$ data input set-up time96 $t_{h(D)}$ data input hold time96 $t_{h(Q)}$ data output hold time10-3- $t_{PD}$ propagation delayfrom positive edge of XCLK input10-23-Image port (I-port) output timing with ICLK clock outputCo(L)output load capacitance15-50 $T_{cy}$ cycle time31-90 $\delta$ duty cyclefor $t_{ICLKH}/T_{cy}$ ; $C_L = 40$ pF35-65 $t_f$ fall time2.6 V to 0.6 V55	ı	rise time			-	-	5		ns
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	f	fall time			-	-	5		ns
$\begin{tabular}{ c c c c } \hline triangle & tr$	ta and con	ntrol signal input timing	J X-port, related to XCLK	input (	or XPCK	[1:0] 83h[5:4] =	11b);		
$\begin{tabular}{ c c c c c c } \hline the field interval of the field$	D) (	data input set-up time		<u>[9]</u>	6	-	-		ns
$\begin{tabular}{ c c c c c } \hline true tabular for the problem of the tabular form positive edge of $$XCLK input $$ $$Tom positive edge of $$XCLK input $$ $$XCLK input $$ $$Tom positive edge of $$XCLK input $$ $$XCLK input $$ $$ $$Tom positive edge of $$XCLK input $$ $$ $$XCLK input $$ $$ $$Tom positive edge of $$XCLK input $$ $$ $$XCLK input $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$$	)) (	data input hold time		<u>[9]</u>	-	-	6		ns
Image port (I-port) output timing with ICLK clock output15-50 $C_{o(L)}$ output load capacitance15-90 $T_{cy}$ cycle timefor $t_{ICLKH}/T_{cy}$ ; $C_L = 40 \text{ pF}$ 35-65 $t_r$ rise time0.6 V to 2.6 V5 $t_f$ fall time2.6 V to 0.6 V5	a) (	data output hold time		[10]	-	3	-		ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	I	propagation delay		<u>[10]</u>	-	23	-		ns
	age port (l	-port) output timing wi	th ICLK clock output						
δ         duty cycle         for t <sub>ICLKH</sub> /T <sub>cy</sub> ; C <sub>L</sub> = 40 pF         35         -         65           t <sub>r</sub> rise time         0.6 V to 2.6 V         -         -         5           t <sub>f</sub> fall time         2.6 V to 0.6 V         -         -         5	L) (	output load capacitance			15	-	50		pF
$      t_r \  \  rise time \  \  0.6 \  V \  to \  2.6 \  V \  \  - \  \  - \  \  5 \  \  5 \  t_f \  \  fall \  time \  \  2.6 \  V \  to \  0.6 \  V \  \  - \  \  5 \  \  5 \  \  5 \  \  5 \  \  5 \  \ $	(	cycle time			31	-	90		ns
$t_{\rm f}$ fall time 2.6 V to 0.6 V 5	(	duty cycle	for $t_{ICLKH}/T_{cy}$ ; $C_L = 40 \text{ pF}$		35	-	65		%
	1	rise time	0.6 V to 2.6 V		-	-	5		ns
Image port (I port) output timing with ICLK clock input	f	fall time	2.6 V to 0.6 V		-	-	5		ns
image port (i-port) output timing with ICEK clock input	age port (l	-port) output timing wi	th ICLK clock input						
T <sub>cy</sub> cycle time 31 - 100	(	cycle time			31	-	100		ns
δ duty cycle for $t_{ICLKH}/T_{cy}$ 40 50 60	(	duty cycle	for $t_{ICLKH}/T_{cy}$		40	50	60		%

#### Table 7. Characteristics ...continued

 $V_{DDD}$  = 3.0 V to 3.6 V;  $V_{DDA}$  = 3.1 V to 3.5 V;  $T_{amb}$  = 25 °C; timings and levels refer to drawings and conditions illustrated in Figure 3 and Figure 4; unless otherwise specified.

	·	•					
Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
t <sub>r</sub>	rise time	0.6 V to 2.6 V		-	-	5	ns
t <sub>f</sub>	fall time	2.6 V to 0.6 V		-	-	5	ns
Data and o	control signal output timi	ng I-port, related to ICLK ou	utput	(for IPCK[1:0]	87h[5:4] =	11b)	
C <sub>o(L)</sub>	output load capacitance	at all outputs		15	-	50	pF
t <sub>h(Q)</sub>	data output hold time		[11]	3	-	-	ns
t <sub>PD</sub>	propagation delay		[11]	-	-	23	ns
Data and o	control signal input timing	g I-port, related to ICLK out	put (	or IPCK[1:0] 8	7h[5:4] = 1	1b)	
t <sub>su(D)</sub>	data input set-up time		[12]	18	-	-	ns
t <sub>h(D)</sub>	data input hold time		[12]	-	-	-2	ns
Data and o	control signal output timi	ng I-port, related to ICLK in	put (	or IPCK[1:0] 8	7h[5:4] = 1	1b)	
C <sub>o(L)</sub>	output load capacitance	at all outputs		15	-	50	pF
t <sub>h(Q)</sub>	data output hold time		[11]	3	-	-	ns
t <sub>PD</sub>	propagation delay	from positive edge of LLC output	[11]	-	-	23	ns
Data and o	control signal input timing	g I-port, related to ICLK inp	ut (fo	r IPCK[1:0] 87I	n[5:4] = 01l	b)	
t <sub>su(D)</sub>	data input set-up time		[12]	12	-	-	ns
t <sub>h(D)</sub>	data input hold time		[12]	-	-	2	ns
AMCLK cl	ock output						
C <sub>o(L)</sub>	output load capacitance			15	-	50	pF
t <sub>r</sub>	rise time	0.6 V to 2.6 V		-	-	5	ns
t <sub>f</sub>	fall time	2.6 V to 0.6 V				5	ns

[1] This setting connects pin AOUT to ground.

[2] Controlled through chip enable input (CE) from normal operation mode at typical supply voltage of  $V_{DDD} = V_{DDA} = 3.3 \text{ V}.$ 

[3] I<sup>2</sup>C-bus controlled through subaddress 88h set to xx00 1011b.

[4] The ADC gain difference is  $\Delta G_{ADC} = \left(\frac{\text{maximum deviation}}{\text{minimum deviation}} - I\right) \times 100$ .

[5]  $V_{CC(I2C-bus)}$  is the external supply voltage of the I<sup>2</sup>C-bus (3.3 V or 5 V).

[6] The levels must be measured with load circuits; 1.2 k $\Omega$  at 3 V (TTL load); C<sub>L</sub> = 50 pF.

[7] The effects of rise and fall times are included in the calculation of t<sub>h(Q)</sub> and t<sub>PD</sub>. Timings and levels refer to drawings and conditions illustrated in Figure 3 and Figure 4.

[8] Valid for outputs: XPD [7:0], XRH, XRV, XDQ, RTS0, RTS1, RTCO

[9] Valid for inputs: XPD [7:0], HPD [7:0], XRH, XRV, XDQ

[10] Valid for output: XRDY

[11] Valid for outputs: IPD [7:0], HPD [7:0], IGPH, IGPV, IDQ, IGP1, IGP0

[12] Valid for input: ITRDY

Multistandard video decoder





#### **NXP Semiconductors**

# SAF7115

#### Multistandard video decoder

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Crystal osc	illator for 32.11 MHz <sup>[1]</sup>					
f <sub>xtal(nom)</sub>	nominal crystal frequency	3rd harmonics	-	32.11	-	MHz
$\Delta f/f_{xtal(nom)}$	nominal crystal frequency deviation		-	-	±100	ppm
Crystal spec	cification (X1)					
CL	load capacitance	3rd harmonics	[2] _	-	8	pF
		fundamental	[2] _	-	8	pF
Rs	series resistance	3rd harmonics	-		50	Ω
		fundamental	-	-	60	Ω
C <sub>0</sub>	shunt capacitance	3rd harmonics	-	-	4.3	pF
		fundamental	-	-	3.3	pF
Crystal osc	illator for 24.576 MHz <sup>[1]</sup>					
f <sub>xtal(nom)</sub>	nominal crystal frequency	3rd harmonics	-	24.576	-	MHz
$\Delta f/f_{xtal(nom)}$	nominal crystal frequency deviation		-	-	±70	ppm
Crystal spec	cification (X1)					
CL	load capacitance	3rd harmonics	[2] _	-	10	pF
		fundamental	[2] _	-	20	pF
R <sub>s</sub>	series resistance	3rd harmonics	-	40	80	Ω
		fundamental	-	-	60	Ω
C <sub>0</sub>	shunt capacitance	3rd harmonics	-	-	3.5	pF
		fundamental	-	-	7	pF

#### Table 8. Typical external fundamental crystal characteristics (see Section 10.1)

[1] The crystal oscillator drive level is typical 0.28 mW.

[2] Effect from C<sub>0</sub> excluded.

# **10.** Application information

#### **10.1 Oscillator applications**

#### 10.1.1 Generic oscillator applications

Figure 5 shows the generic oscillator circuit with quartz crystals and with direct clock input. Table 9 shows configuration examples for different quartz crystals.



#### Table 9. Configuration examples quartz crystal (see Figure 5)

Example	Quartz crystal <sup>[1]</sup>			Oscillator circuit				
	Туре	f <sub>xtal(nom)</sub> (MHz)	С <sub>∟</sub> (рF)	<b>L (</b> μ <b>H)</b>	C <sub>1</sub> (nF)	C <sub>2</sub> (pF)	C <sub>3</sub> (pF)	R <sub>s</sub> (Ω)[2]
1	3rd harmonic	32.11	8	4.7	1	15	15	0
2	3rd harmonic	24.576	8	4.7	1	18	18	0
3	fundamental	32.11	20	none	none	33	33	0
4	fundamental	32.11	8	none	none	10	10	0
5	fundamental	24.576	8	none	none	15	15	0

[1] See Table 8.

[2] See <u>Section 10.1.2</u>.

#### 10.1.2 Fundamental quartz crystals with restricted drive level

Leave out L and C<sub>1</sub> when using fundamental quartz crystal and restricted drive level (see <u>Section 10.1.1</u>). Use a series resistance R<sub>s</sub> at pin XTALO, when the internal oscillator of the SAF7115 provides too much power P<sub>drive</sub> to the selected quartz crystal. Note that the decreased crystal amplitude results in a lower drive level, but on the other hand the jitter performance will decrease.

#### **10.2 PCB layout guidelines for oscillator applications**

Place the quartz crystal on the PCB as close to pins XTALI and XTALO as possible to minimize susceptibility to noise from current loops. Minimize parasitic capacitances.

## **11. Test information**

#### **11.1 Quality information**

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard *Q100* - *Stress test qualification for integrated circuits*, and is suitable for use in automotive applications.

#### **11.2 Boundary scan test**

The SAF7115 has built-in logic and 5 dedicated pins to support boundary scan testing which allows board testing without special hardware (nails). The SAF7115 follows the *IEEE Std. 1149.1 - Standard Test Access Port and Boundary-Scan Architecture* set by the Joint Test Action Group (JTAG).

The 5 dedicated pins are Test Mode Select (TMS), Test Clock (TCK), Test Reset (TRST\_N), Test Data Input (TDI) and Test Data Output (TDO).

The Boundary Scan Test (BST) functions BYPASS, EXTEST, SAMPLE, CLAMP and IDCODE are all supported (see <u>Table 10</u>). Details about the JTAG BST-TEST can be found in specification *IEEE Std. 1149.1*.

Table 10.BST instructions supported by the SAF7115

Instruction	Description
BYPASS	this mandatory instruction provides a minimum length serial path (1-bit) between TDI and TDO when no test operation of the component is required
EXTEST	this mandatory instruction allows testing of off-chip circuitry and board level interconnections
SAMPLE	this mandatory instruction can be used to take a sample of the inputs during normal operation of the component; it can also be used to preload data values into the latched outputs of the boundary scan register
CLAMP	this optional instruction is useful for testing when not all ICs have BST; this instruction addresses the bypass register while the boundary scan register is in external test mode
IDCODE	this optional instruction will provide information on the components manufacturer, part number and version number

#### 11.2.1 Initialization of boundary scan circuit

The Test Access Port (TAP) controller of an IC should be in the reset state (TEST\_LOGIC\_RESET) when the IC is in the functional mode. The reset state also forces the instruction register into a functional instruction such as IDCODE or BYPASS.

To compensate for the power-up reset, the standard specifies that the TAP controller will be forced asynchronously to the TEST\_LOGIC\_RESET state by setting the TRST\_N pin LOW.

#### 11.2.2 Device identification codes

A device identification register is specified in *IEEE Std. 1149.1b-1994*. It is a 32-bit register which contains fields for the specification of the IC manufacturer, the IC part number and the IC version number. Its biggest advantage is the possibility to check for the correct ICs mounted after production and the determination of the version number of ICs during field service.

When the IDCODE instruction is loaded into the BST instruction register, the identification register will be connected between TDI and TDO of the IC. The identification register will load a component specific code during the CAPTURE\_DATA\_REGISTER state of the TAP controller and this code can be subsequently shifted out. This code can be used at board level to verify component manufacturer, type and version number. The device identification register contains 32 bits, numbered 31 to 0, where bit 31 is the most significant bit (nearest to TDI) and bit 0 is the least significant bit (nearest to TDO); see Figure 6.



# 12. Package outline



#### Fig 7.Package outline HTQFP100 (SOT638-1)

SAF7115\_1 Product data sheet



#### Fig 8. Package outline TFBGA160 (SOT1016-1)

SAF7115\_1 Product data sheet

# 13. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

#### 13.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

#### 13.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

#### 13.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- · Solder bath specifications, including temperature and impurities

#### 13.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 9</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 11 and 12

#### Table 11. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	≥ 350	
< 2.5	235	220	
≥ 2.5	220	220	

#### Table 12. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)					
	Volume (mm <sup>3</sup> )					
	< 350	350 to 2000	> 2000			
< 1.6	260	260	260			
1.6 to 2.5	260	250	245			
> 2.5	250	245	245			

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 9.

Multistandard video decoder

**SAF7115** 



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

## 14. Abbreviations

Table 13. A	bbreviations
Acronym	Description
ACC	Automatic Clamp Control
ADC	Analog-to-Digital Converter
AEC	Automotive Electronic Council
AGC	Automatic Gain Control
BCS	Brightness Contrast Saturation
CC	Close Caption
CCST	Chinese Character System Teletext
CGC	Clock Generation Circuit
CGMS	Copy Generation Management System
CMOS	Complementary MOS
CVBS	Composite Video Blanking Sync <sup>[1]</sup>
DC	Directed Current
EIA	Electronic Industries Alliance
ESD	ElectroStatic Discharge
FIFO	First In First Out
IC	Integrated Circuit
I <sup>2</sup> C-bus	Inter-IC-bus
IEEE	Institute of Electrical and Electronics Engineers
I/O	Input/Output

Multistandard video decoder

Table 13.	Abbreviationscontinued
Acronym	Description
ITU	International Telecommunication Union
JTAG	Joint Test Action Group
LLC	Line-Locked Clock
LSB	Least Significant Bit
MOS	Metal-Oxide-Semiconductors
MSB	Most Significant Bit
MUX	MUltipleXer
NABTS	North-American Broadcast Text System
NTSC	National Television Systems Committee
PAL	Phase Alternating Line
PCB	Printed Circuit Board
PLL	Phase-Locked Loop
RT	Real Time
RTC	Real Time Control
SECAM	Systeme Electronique Coleur Avec Mémoire (French color TV standard)
SMD	Surface Mount Device
TAP	Test Access Port
TTL	Transistor-Transistor Logic
TV	TeleVision
US	United States of america
VBI	Vertical Blanking Interval
VCR	Video Cassette Recorder
VGA	Video Graphics Array
VITC	Vertical Interval Time Code
VPS	Video Program System
VTR	Video Tape Recorder
WSS	Wide Screen Signalling
WST	World System Teletext

[1] CVBS is also known as "composite video signal".

# 15. Glossary

Arbiter — Electronic means to allocate access to shared resources.

H-port — Digital host port for CbCr video input or output.

**I-port** — Digital image port for scaled video data output.

Macrovision copy protection — The SAF7115 includes Macrovision detection only.

Moji — Japanese teletext. Moji means character.

X-port — Digital video expansion port (X-port), for unscaled digital video input and output.

Y/C — Luminance and separated modulated chrominance video signal.

**YCbCr** — Digital color coding format.

# **16. References**

[1] SAF7115 User Manual; please contact your local sales office (see Section 19).

# **17. Revision history**

Table 14.	Revision	history

Document ID	Release date	Data sheet status	Change notice	Supersedes
SAF7115_1	20081015	Product data sheet	-	-

# **18. Legal information**

#### **18.1 Data sheet status**

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### **18.2 Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### **18.3 Disclaimers**

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 18.4 Licenses

# Purchase of NXP ICs with Macrovision copyright protection technology

This product incorporates copyright protection technology that is protected by claims of U.S. Patent Nos. 5583936, 6516132, 6836549, 7050698 ("Encoder Devices") or U.S. Patent No. 6600873 ("Detection Devices") and other intellectual property rights owned by Macrovision Corporation and other rights owners. The Encoder Devices may only be purchased by buyers who, according to information supplied by Macrovision Corporation to NXP Semiconductors, have a valid license obtained from Macrovision Corporation, 2830 De La Cruz Boulevard, Santa Clara CA 95050, USA. Tel: +1 (408) 562-8400, Fax: +1 (408) 567-1800. Use of this copyright protection technology is intended for home and other limited viewing uses only, unless otherwise authorized by Macrovision Corporation. Reverse engineering or disassembly is prohibited.

#### 18.5 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

# **19. Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Multistandard video decoder

# 20. Index

Α
Abbreviations
Adaptive comb filter1, 2
Analog input
Analog output
Analog part
Analog supply voltages
Analog-to-Digital Converter
Applications
Audio clock
Automatic detection
Automatic field detection
Automatic recognition
В
Block diagram
Boundary scan test
Brightness
Broadcast standards
С
Chrominance/luminance separation
Clock
Clock generation
Clock output
Clocks
Comb filter
Configuration examples quartz crystal20
Contrast
Conversion to square pixel format
Crystal requirements
D
Data transfer
Detection
Device identification
Digital input
Digital output
Digital supply voltages
Direct clock
E
Expansion port
External clock
F
Field detection
Footprint
Fundamental crystal
G
Gain control
General control

General industrial video applications	4
••	4 -
Horizontal PLL	
Host port	
H-port	5, 12, 18
1	
I <sup>2</sup> C-bus	2, 3, 5, 15
Identification	
Image port	1, 3, 5, 10, 16, 18
In-car entertainment	1, 4
In-car navigation	1, 4
In-car TV reception	4
In-car video reception	1
Interfaces	
I-port	
L	, _, _, _, _, _, _
Line-Locked Clock	5 10
Luminance and chrominance processing	
M	
Multistandard	4 0 0
N	
Navigation	
Noise	3, 20
0	
Ordering information	
Oscillator	
Oscillator applications	
Oscillator circuit	
Р	
Package	4. 6. 23. 24
PCB footprint	
PCB layout guidelines	
Performance	
Pin allocation	
Pin configuration	
Pin description	
Pin types	
PLL	
Programmable gain control	
Programmable sharpness control	
Programming	
Programming registers	
Programming set	3
Q	
Quartz crystal	19, 20
R	
Read-back	

#### continued >>

#### Multistandard video decoder

Real time         .10           Reception         .1, 4           Recognition         .2           S
Saturation       1, 3         Scaler       1, 3, 5         Sharpness control       3         Signal processing       10         Square pixel clock       4         Square pixel format       1, 3         Subcarrier PLL       16         Supply voltages       8, 14         T       T
Teletext       .3, 5         Test interface       .5, 10         TV applications       .4         TV standards       .1         Typical applications       .4         U       U         User manual       .29
V           Variable zoom
Wide screen signalling
X-port1, 2, 3, 11, 16, 18 Z Zoom3

# 21. Tables

Table 1.	Ordering information4
Table 2.	Pin allocation table (HTQFP100)6
Table 3.	Pin allocation table (TFBGA160) <sup>[1]</sup> 7
Table 4.	Pin description
Table 5.	Limiting values
Table 6.	Thermal characteristics
Table 7.	Characteristics14
Table 8.	Typical external fundamental crystal
	characteristics (see Section 10.1)19
Table 9.	Configuration examples quartz crystal
	(see Figure 5)
Table 10.	BST instructions supported by the SAF711521
Table 11.	SnPb eutectic process (from J-STD-020C)26
Table 12.	Lead-free process (from J-STD-020C)26
Table 13.	Abbreviations
Table 14.	Revision history

# 22. Figures

Fig 1.	Block diagram5
Fig 2.	Pin configuration
Fig 3.	X-port input and output timing
Fig 4.	I-port output timing, also valid for IX-port and
	H-port
Fig 5.	Oscillator applications (see Table 9)20
Fig 6.	32 bits of identification code
Fig 7.	Package outline HTQFP100 (SOT638-1) 23
Fig 8.	Package outline TFBGA160 (SOT1016-1)24
Fig 9.	Temperature profiles for large and small
	components

Multistandard video decoder

# 23. Contents

1	General description 1
2	Features 2
2.1	Video acquisition 2
2.2	Comb filter video decoder 2
2.3	Video scaler 3
2.4	VBI data slicer
2.5	Clock generation
2.6	General features 4
3	Applications 4
4	Ordering information 4
5	Block diagram 5
6	Pinning information 6
6.1	Pinning
6.2	Pin description 8
7	Limiting values 13
8	Thermal characteristics
9	Characteristics 14
10	Application information
10.1	Oscillator applications
10.1.1	Generic oscillator applications
10.1.2	Fundamental quartz crystals with restricted
	drive level
10.2	PCB layout guidelines for oscillator
	applications
11	Test information 21
11.1	Quality information 21
11.2	Boundary scan test 21
11.2.1	Initialization of boundary scan circuit 21
11.2.2	Device identification codes
12	Package outline 23
13	Soldering of SMD packages 25
13.1	Introduction to soldering 25
13.2	Wave and reflow soldering 25
13.3	Wave soldering 25
13.4	Reflow soldering 26
14	Abbreviations 27
15	Glossary
16	References 29
17	Revision history 29
18	Legal information 30
18.1	Data sheet status 30
18.2	Definitions 30
18.3	Disclaimers
18.4	Licenses

18.5	Trademarks	30
19	Contact information	30
20	Index	31
21	Tables	33
22	Figures	34
23	Contents	35

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2008.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 15 October 2008 Document identifier: SAF7115\_1

