

**DESCRIPTION**

The SE/NE5119 is a high-speed 8-bit digital to analog converter subsystem on one monolithic chip. The data inputs have input latches, controlled by a latch enable pin. The data and latch enable inputs are ultralow loading for easy interfacing with all logic systems. The latches appear transparent when the LE input is in the low state. When  $\overline{LE}$  goes high, the input data present at the moment of transition is latched and retained until  $\overline{LE}$  again goes low. This feature allows easy compatibility with most microprocessors.

The chip also comprises a stable voltage reference (5V nominal). The voltage reference may be externally trimmed with a potentiometer for easy adjustment of full scale, while maintaining a low temperature coefficient.

The output has high voltage compliance increasing versatility.


**FEATURES**

- 8-bit resolution
- Input latches
- Low-loading data inputs
- On-chip voltage reference
- Fast settling output current—200ns
- Accurate to  $\pm 1/4$  LSB (.1%)
- Monotonic to 8 bits
- Reference short-circuit protected
- Compatible with 8086, 6800 and many other  $\mu$ P's

**APPLICATIONS**

- Precision 8-bit D/A converters
- A/D converters
- Programmable power supplies
- Test equipment
- Measuring instruments
- Analog-digital multiplication
- CRT display drivers
- High-speed modems

**PIN CONFIGURATION**



**BLOCK DIAGRAM**




Figure 1

**8-BIT  $\mu$ P-COMPATIBLE D/A CONVERTER—CURRENT OUTPUT**

**SE/NE5119**

**ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING	UNIT	
V <sub>CC+</sub>	Positive supply voltage	18	V
V <sub>CC-</sub>	Negative supply voltage	-18	V
V <sub>IN</sub>	Logic input voltage	0 to 18	V
V <sub>REFIN</sub>	Voltage at R <sub>REF</sub> input	12	V
V <sub>REFADJ</sub>	Voltage at V <sub>REF</sub> adjust	0 to V <sub>REF</sub>	V
V <sub>SUM</sub>	Voltage at sum node	12	V
I <sub>REFSC</sub>	Short-circuit current to ground at V <sub>REF</sub> OUT	Continuous	
I <sub>REFIN</sub>	Reference input current (Pin 14)	3	mA
P <sub>D</sub>	Power dissipation*		
	-N package	800	mW
	-F package	1000	mW
T <sub>A</sub>	Operating temperature range		
	SE5119	-55 to +125	°C
	NE5119	0 to +70	°C
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>SOLD</sub>	Lead soldering temperature (10 seconds)	300	°C

\*NOTES

For N package, derate at 120°C/W above 35°C  
 For F package, derate at 75°C/W above 75°C

**DC ELECTRICAL CHARACTERISTICS** V<sub>CC+</sub> = +15V, V<sub>CC-</sub> = -15V, SE5119, -55°C ≤ T<sub>A</sub> ≤ 125°C, NE5119, 0°C ≤ T<sub>A</sub> ≤ 70°C unless otherwise specified.  
 Typical values are specified at 25°C

PARAMETER	TEST CONDITIONS	SE5119			NE5119			UNIT
		Min	Typ	Max	Min	Typ	Max	
Resolution		8	8	8	8	8	8	Bits
Monotonicity		8	8	8	8	8	8	Bits
Relative accuracy				±0.1			±0.1	%FS
V <sub>CC+</sub>	Positive supply voltage	11.4	15		11.4	15		V
V <sub>CC-</sub>	Negative supply voltage	-11.4	-15		-11.4	-15		V
V <sub>IN(1)</sub>	Logic "1" input voltage	2.0			2.0			V
V <sub>IN(0)</sub>	Logic "0" input voltage			0.8			0.8	V
I <sub>IN(1)</sub>	Logic "1" input current		0.1	10		0.1	10	μA
I <sub>IN(0)</sub>	Logic "0" input current		-2.0	-10		-2.0	-10	μA
I <sub>FS</sub>	Full scale output current	1.90	1.992	2.10	1.90	1.992	2.10	mA
I <sub>ZS</sub>	Zero scale current		1			1		μA
V <sub>REF</sub>	Reference voltage	4.9	5.0	5.25	4.9	5.0	5.25	V
PSR <sup>+</sup> (out)	Output power supply rejection (+)		.001	.01		.001	.01	%FS/ %VS
PSR <sup>-</sup> (out)	Output power supply rejection (-)		.001	.01		.001	.01	%FS/ %VS
TC <sub>FS</sub>	Full scale temperature coefficient		20			20		ppm/°C
TC <sub>ZS</sub>	Zero scale temperature coefficient		5			5		ppm/°C

NOTES

1. This is for voltage out only. See Unipolar Voltage Output schematic
2. This is for current output mode

**8-BIT  $\mu$ P-COMPATIBLE D/A CONVERTER — CURRENT OUTPUT**

**SE/NE5119**

**DC ELECTRICAL CHARACTERISTICS** (Cont'd)  $V_{CC+} = +15V$ ,  $V_{CC-} = -15V$ , SE5119,  $-55^{\circ}C \leq T_A \leq 125^{\circ}C$ ,  
 NE5119,  $0^{\circ}C \leq T_A \leq 70^{\circ}C$  unless otherwise specified.  
 Typical values are specified at  $25^{\circ}C$

PARAMETER	TEST CONDITIONS	SE5119			NE5119			UNIT
		Min	Typ	Max	Min	Typ	Max	
$I_{REF}$	Reference output current	Note 1 $T_A = 25^{\circ}C$ $V_{REF OUT} = 0V$						mA
$I_{REFSC}$	Reference short circuit current		15	30		15	30	mA
PSR+(REF)	Reference power supply rejection (+)	$V^- = -15V$ , $13.5V \leq V^+ \leq 16.5V$ , $I_{REF} = 1.0mA$	.003	.01		.003	.01	%VR / %VS
PSR-(REF)	Reference power supply rejection (-)	$V^+ = 15V$ , $-13.5V \leq V^- \leq 16.5V$ , $I_{REF} = 1.0mA$	.003	.01		.003	.01	%VR / %VS
TCREF	Reference voltage temperature coefficient	$I_{REF} = 1.0mA$		60		60		ppm/ $^{\circ}C$
$Z_{IN}$	DAC $R_{REFIN}$ input impedance		5.0			5.0		k $\Omega$
$I_{CC+}$	Positive supply current	$V_{CC+} = 15V$		7		7		mA
$I_{CC-}$	Negative supply current	$V_{CC-} = -15V$		-10		-10		mA
PD	Power dissipation	$I_{REF} = 1.0mA$ , $V_{CC} = \pm 15V$		255		255		mW

**AC ELECTRICAL CHARACTERISTICS**  $V_{CC} = \pm 15V$ ,  $T_A = 25^{\circ}C$

PARAMETER	TO	FROM	TEST CONDITIONS	SE/NE5119			UNIT
				Min	Typ	Max	
$T_{SLH}$	Settling time	$\pm \frac{1}{2}$ LSB	Input	All bits Low-to-high			ns
$T_{SHL}$	Settling time	$\pm \frac{1}{2}$ LSB	Input	All bits High-to-low			ns
$t_{PLH}$	Propagation delay	Output	Input	All bits switched Low-to-high			ns
$t_{PHL}$	Propagation delay	Output	Input	All bits switched High-to-low			ns
$t_{PLSB}$	Propagation delay	Output	Input	1 LSB change			ns
$t_{PLH}$	Propagation delay	Output	$\overline{LE}$	Low-to-high transition			ns
$t_{PHL}$	Propagation delay	Output	$\overline{LE}$	High-to-low transition			ns
$t_s$	Set-up time	$\overline{LE}$	Input	100			ns
$t_h$	Hold time	Input	$\overline{LE}$	50			ns
$t_{pw}$	Latch enable pulse width			150			ns

**NOTES**

1. For reference currents > 3mA, use of an external buffer is required.

8-BIT  $\mu$ P-COMPATIBLE D/A CONVERTER — CURRENT OUTPUT

SE/NE5119

