

RRIO, High Output Current & Unlimited Cap Load Op Amp in 5-Pin SOT-23

Check for Samples: SM73301

FEATURES

- (V_S = 5V, T_A = 25°C, Typical Values Unless Specified).
- GBWP 21MHz
- Wide Supply Voltage Range 2.5V to 30V
- Slew Rate 12V/µs
- Supply Current 0.97 mA
- Cap Load Limit Unlimited
- Output Short Circuit Current +53mA/-75mA
- ±5% Settling Time 400ns (500pF, 100mV_{PP} Step)
- Input Common Mode Voltage 0.3V Beyond Rails
- Input Voltage Noise 15nV/√Hz
- Input current noise 1pA/√Hz
- THD+N < 0.05%

APPLICATIONS

- TFT-LCD flat panel V_{COM} driver
- A/D converter buffer
- High side/low side sensing
- Headphone amplifier


DESCRIPTION

The SM73301 is a Rail-to-Rail input and output Op Amp which can operate with a wide supply voltage range. This device has high output current drive, greater than Rail-to-Rail input common mode voltage range, unlimited capacitive load drive capability, and provides tested and guaranteed high speed and slew rate while requiring only 0.97mA supply current. It is specifically designed to handle the requirements of flat panel TFT panel V_{COM} driver applications as well as being suitable for other low power, and medium speed applications which require ease of use and enhanced performance over existing devices.

Greater than Rail-to-Rail input common mode voltage range with 50dB of Common Mode Rejection, allows high side and low side sensing, among many applications, without having any concerns over exceeding the range and no compromise in accuracy. Exceptionally wide operating supply voltage range of 2.5V to 30V alleviates any concerns over functionality under extreme conditions and offers flexibility of use in multitude of applications. In addition, most device parameters are insensitive to power supply variations; this design enhancement is yet another step in simplifying its usage. The output stage has low distortion (0.05% THD+N) and can supply a respectable amount of current (15mA) with minimal headroom from either rail (300mV).

The SM73301 is offered in the space saving 5-pin SOT-23 package.

Output Response with Heavy Capacitive Load



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



Connection Diagram




Figure 1. 5-Pin SOT-23 – Top View See Package Number DBV



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Submit Documentation Feedback



Absolute Maximum Ratings(1)(2)

•		
ESD Tolerance	Human Body Model	2KV ⁽³⁾
	Machine Model	200V ⁽⁴⁾
V _{IN} Differential		+/-10V
Output Short Circuit Duration		See ⁽⁵⁾⁽⁶⁾
Supply Voltage (V ⁺ - V ⁻)		32V
Voltage at Input/Output pins		V ⁺ +0.8V, V [−] −0.1V
Storage Temperature Range		−65°C to +150°C
Junction Temperature ⁽⁷⁾		+150°C
Soldering Information:	Infrared or Convection (20 sec.)	235°C
	Wave Soldering (10 sec.)	260°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Rating indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Human Body Model is 1.5kΩ in series with 100pF.
- (4) Machine Model, 0Ω is series with 200pF.
- (5) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.
- (6) Output short circuit duration is infinite for V_S ≤ 6V at room temperature and below. For V_S > 6V, allowable short circuit duration is 1.5ms.
- The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.

Operating Ratings

_ 1	
Supply Voltage (V ⁺ - V ⁻)	2.5V to 30V
Temperature Range ⁽¹⁾	-40°C to +85°C
Package Thermal Resistance, θ _{JA} ⁽¹⁾	
SOT-23, 5-Pin	325°C/W

⁽¹⁾ The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.

2.7V Electrical Characteristics(1)

Unless otherwise specified, all limits guaranteed for $T_A = 25^{\circ}C$, $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = 0.5V$, $V_O = V^+/2$, and $R_L > 1M\Omega$ to V^- . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Typ ⁽²⁾	Limit ⁽³⁾	Units
V _{OS}	Input Offset Voltage	$V_{CM} = 0.5V \& V_{CM} = 2.2V$	+/-0.7	+/-5 +/-7	mV max
TC V _{OS}	Input Offset Average Drift	V _{CM} = 0.5V & V _{CM} = 2.2V ⁽⁴⁾	+/-2	_	μV/C
I _B Input Bias Current	Input Bias Current	$V_{CM} = 0.5V^{(5)}$	-1.20	-2.00 -2.70	
		$V_{CM} = 2.2V^{(5)}$	+0.49		
I _{OS}	Input Offset Current	$V_{CM} = 0.5V \& V_{CM} = 2.2V$	20	250 400	nA max
CMRR	Common Mode Rejection Ratio	V _{CM} stepped from 0V to 1.0V	100	76 60	
		V _{CM} stepped from 1.7V to 2.7V	100		dB min
		V _{CM} stepped from 0V to 2.7V	70	58 50	'''''

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T_J = T_A. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self heating where T_J > T_A.
- (2) Typical Values represent the most likely parametric norm.
- (3) All limits are guaranteed by testing or statistical analysis.
- (4) Offset voltage average drift determined by dividing the change in V_{OS} at temperature extremes into the total temperature change.

5) Positive current corresponds to current flowing into the device.



2.7V Electrical Characteristics⁽¹⁾ (continued)

Unless otherwise specified, all limits guaranteed for $T_A = 25^{\circ}C$, $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = 0.5V$, $V_O = V^+/2$, and $R_L > 1M\Omega$ to V⁻. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Typ ⁽²⁾	Limit ⁽³⁾	Units
+PSRR	Positive Power Supply Rejection Ratio	$V^+ = 2.7V$ to 5V	104	78 74	dB min
CMVR	Input Common-Mode Voltage Range	CMRR > 50dB	-0.3	-0.1 0.0	V max
			3.0	2.8 2.7	V min
A _{VOL}	Large Signal Voltage Gain	$V_{O} = 0.5 \text{ to } 2.2V,$ $R_{L} = 10 \text{K to V}^{-}$	78	70 67	dB min
		$V_O = 0.5$ to 2.2V, $R_L = 2K$ to V^-	73	67 63	dB min
Vo	Output Swing High	R _L = 10K to V ⁻	2.59	2.49 2.46	V
		$R_L = 2K \text{ to } V^-$	2.53	2.45 2.41	min
	Output Swing Low	R _L = 10K to V ⁻	90	100 120	mV max
I _{SC}	Output Short Circuit Current	Sourcing to V ⁻ V _{ID} = 200mV ⁽⁶⁾	48	30 20	mA min
		Sinking to V ⁺ $V_{ID} = -200 \text{mV}^{(6)}$	65	50 30	mA min
I _S	Supply Current	No load, V _{CM} = 0.5V	0.95	1.20 1.50	mA max
SR	Slew Rate ⁽⁷⁾	$A_V = +1, V_I = 2V_{PP}$	9	_	V/µs
f _u	Unity Gain-Frequency	$V_I = 10$ mV, $R_L = 2$ K Ω to V ⁺ /2	10	-	MHz
GBWP	Gain Bandwidth Product	f = 50KHz	21	15.5 14	MHz min
Phi _m	Phase Margin	V _I = 10mV	50	_	Deg
e _n	Input-Referred Voltage Noise	$f = 2KHz$, $R_S = 50\Omega$	15	_	nV/√ Hz
i _n	Input-Referred Current Noise	f = 2KHz	1		pA/√Hz
f _{MAX}	Full Power Bandwidth	$Z_{L} = (20pF 10K\Omega) \text{ to V}^{+}/2$	1	_	MHz

- Short circuit test is a momentary test. See the note on Output Short Circuit Duration in the Absolute Maximum Ratings⁰⁰ Table.
- Slew rate is the slower of the rising and falling slew rates. Connected as a Voltage Follower.

5V Electrical Characteristics⁽¹⁾

Unless otherwise specified, all limited guaranteed for T_A = 25°C, V^+ = 5V, V^- = 0V, V_{CM} = 1V, V_O = $V^+/2$, and R_L > 1M Ω to V^- . **Boldface** limits apply at the temperature extremes

Symbol	Parameter	Condition	Typ ⁽²⁾	Limit ⁽³⁾	Units
V _{OS}	Input Offset Voltage	$V_{CM} = 1V \& V_{CM} = 4.5V$	+/-0.7	+/-5 +/- 7	mV max
TC V _{OS}	Input Offset Average Drift	$V_{CM} = 1V \& V_{CM} = 4.5V^{(4)}$	+/-2	_	μV/°C
I _B	B Input Bias Current	V _{CM} = 1V ⁽⁵⁾	-1.18	-2.00 - 2.70	μA
		$V_{CM} = 4.5V^{(5)}$	+0.49	+1.00 + 1.60	max
I _{OS}	Input Offset Current	V _{CM} = 1V & V _{CM} = 4.5V	20	250 400	nA max

- Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_J > T_A$.
- Typical Values represent the most likely parametric norm.
- All limits are guaranteed by testing or statistical analysis.
- Offset voltage average drift determined by dividing the change in VOS at temperature extremes into the total temperature change.

Product Folder Links: SM73301

(5) Positive current corresponds to current flowing into the device.

Submit Documentation Feedback



5V Electrical Characteristics⁽¹⁾ (continued)

Unless otherwise specified, all limited guaranteed for $T_A = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = 1V$, $V_O = V^+/2$, and $R_L > 1M\Omega$ to V^- . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Typ ⁽²⁾	Limit ⁽³⁾	Units
CMRR	Common Mode Rejection Ratio	V _{CM} stepped from 0V to 3.3V	110	84 72	
		V _{CM} stepped from 4V to 5V	100	_	dB min
		V _{CM} stepped from 0V to 5V	80	64 61	
+PSRR	Positive Power Supply Rejection Ratio	$V^{+} = 2.7V$ to 5V, $V_{CM} = 0.5V$	104	78 74	dB min
CMVR	Input Common-Mode Voltage Range	CMRR > 50dB	-0.3	-0.1 0.0	V max
			5.3	5.1 5.0	V min
A _{VOL}	Large Signal Voltage Gain	$V_{O} = 0.5 \text{ to } 4.5V,$ $R_{L} = 10K \text{ to } V^{-}$	84	74 70	dB
		$V_{O} = 0.5 \text{ to } 4.5V,$ $R_{L} = 2K \text{ to } V^{-}$	80	70 66	min
Vo	Output Swing High	R _L = 10K to V ⁻	4.87	4.75 4.72	V min
		$R_L = 2K \text{ to } V^-$	4.81	4.70 4.66	
	Output Swing Low	$R_L = 10K \text{ to } V^-$	86	125 135	mV max
I _{SC}	Output Short Circuit Current	Sourcing to V ⁻ V _{ID} = 200mV ⁽⁶⁾	53	35 20	mA
		Sinking to V ⁺ $V_{ID} = -200 \text{mV}^{(6)}$	75	60 50	min
I _S	Supply Current	No load, V _{CM} = 1V	0.97	1.25 1.75	mA max
SR	Slew Rate ⁽⁷⁾	$A_V = +1, \ V_I = 5V_{PP}$	12	10 7	V/µs min
f _u	Unity Gain Frequency	$V_I = 10 \text{mV},$ $R_L = 2 \text{K}\Omega \text{ to V}^+/2$	10.5	_	MHz
GBWP	Gain-Bandwidth Product	f = 50KHz	21	16 15	MHz min
Phi _m	Phase Margin	V _I = 10mV	53	_	Deg
e _n	Input-Referred Voltage Noise	$f = 2KHz$, $R_S = 50\Omega$	15	_	nV/√Hz
i _n	Input-Referred Current Noise	f = 2KHz	1	_	pA/√Hz
f _{MAX}	Full Power Bandwidth	$Z_L = (20pF 10k\Omega) \text{ to V}^+/2$	900	_	KHz
t _S	Settling Time (±5%)	100mV _{PP} Step, 500pF load	400	_	ns
THD+N	Total Harmonic Distortion + Noise	$R_L = 1K\Omega$ to V ⁺ /2 f = 10KHz to A _V = +2, 4V _{PP} swing	0.05	_	%

⁽⁶⁾ Short circuit test is a momentary test. See the note on Output Short Circuit Duration in the Absolute Maximum Ratings⁽⁾⁽⁾ Table.

⁽⁷⁾ Slew rate is the slower of the rising and falling slew rates. Connected as a Voltage Follower.



±15V Electrical Characteristics(1)

Unless otherwise specified, all limited guaranteed for $T_A = 25^{\circ}C$, $V^+ = 15V$, $V^- = -15V$, $V_{CM} = 0V$, $V_O = 0V$, and $R_L > 1M\Omega$ to 0V. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Typ ⁽²⁾	Limit ⁽³⁾	Units
V _{OS}	Input Offset Voltage	V _{CM} = -14.5V & V _{CM} = 14.5V	+/-0.7	+/-7 + /- 9	mV max
TC V _{OS}	Input Offset Average Drift	$V_{CM} = -14.5V \& V_{CM} = 14.5V^{(4)}$	+/-2	_	μV/°C
I _B	Input Bias Current	$V_{CM} = -14.5V^{(5)}$	-1.05	-2.00 -2.80	μA max
		$V_{CM} = 14.5V^{(5)}$	+0.49	+1.00 +1.50	
I _{OS}	Input Offset Current	V _{CM} = −14.5V & V _{CM} = 14.5V	30	275 550	nA max
CMRR	Common Mode Rejection Ratio	V _{CM} stepped from -15V to 13V	100	84 80	
		V _{CM} stepped from 14V to 15V	100	_	dB min
		V _{CM} stepped from -15V to 15V	88	74 72	
+PSRR	Positive Power Supply Rejection Ratio	V ⁺ = 12V to 15V	100	70 66	dB min
-PSRR	Negative Power Supply Rejection Ratio	$V^- = -12V$ to $-15V$	100	70 66	dB min
CMVR Input Common-Mode Voltage Range	age Range CMRR > 50dB	-15.3	-15.1 -15.0	V max	
			15.3	15.1 15.0	V min
A _{VOL}	Large Signal Voltage Gain	$V_O = 0V \text{ to } \pm 13V,$ $R_L = 10K\Omega$	85	78 74	dB
		$V_O = 0V$ to ±13V, $R_L = 2K\Omega$	79	72 66	min
Vo	Output Swing High	$R_L = 10K\Omega$	14.83	14.65 14.61	V
		$R_L = 2K\Omega$	14.73	14.60 14.55	min
	Output Swing Low	$R_L = 10K\Omega$	-14.91	-14.75 -14.65	V
		$R_L = 2K\Omega$	-14.83	-14.65 -14.60	max
I _{SC}	Output Short Circuit Current	Sourcing to ground V _{ID} = 200mV ⁽⁶⁾	60	40 25	mA
		Sinking to ground V _{ID} = 200mV ⁽⁶⁾	100	70 60	min
I _S	Supply Current	No load, V _{CM} = 0V	1.30	1.50 1.90	mA max
SR	Slew Rate ⁽⁷⁾	$A_V = +1, V_I = 24V_{PP}$	15	10 8	V/µs min

⁽¹⁾ Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_J > T_A$.

Submit Documentation Feedback Product Folder Links: SM73301

Typical Values represent the most likely parametric norm.

All limits are guaranteed by testing or statistical analysis.

Offset voltage average drift determined by dividing the change in VOS at temperature extremes into the total temperature change.

Positive current corresponds to current flowing into the device.

Short circuit test is a momentary test. See the note on Output Short Circuit Duration in the Absolute Maximum Ratings⁰⁰ Table.

Slew rate is the slower of the rising and falling slew rates. Connected as a Voltage Follower.



±15V Electrical Characteristics⁽¹⁾ (continued)


Unless otherwise specified, all limited guaranteed for $T_A = 25^{\circ}C$, $V^+ = 15V$, $V^- = -15V$, $V_{CM} = 0V$, $V_O = 0V$, and $R_L > 1M\Omega$ to 0V. **Boldface** limits apply at the temperature extremes.


Symbol	Parameter	Condition	Typ ⁽²⁾	Limit ⁽³⁾	Units
f _u	Unity Gain Frequency	$V_I = 10 \text{mV}, R_L = 2 \text{K}\Omega$	14	_	MHz
GBWP	Gain-Bandwidth Product	f = 50KHz	24	18 16	MHz min
Phi _m	Phase Margin	V _I = 10mV	58	_	Deg
e _n	Input-Referred Voltage Noise	$f = 2KHz$, $R_S = 50\Omega$	15	_	nV/√ Hz
i _n	Input-Referred Current Noise	f = 2KHz	1	_	pA/√ Hz
f_{MAX}	Full Power Bandwidth	$Z_L = 20 pF 10 K\Omega$	160	_	KHz
ts	Settling Time (±1%, A _V = +1)	Positive Step, 5V _{PP}	320	_	
		Negative Step, 5V _{PP}	600	_	ns
THD+N	Total Harmonic Distortion +Noise	$R_L = 1K\Omega$, $f = 10KHz$, $A_V = +2$, $28V_{PP}$ swing	0.01	_	%





Typical Performance Characteristics


T_A = 25°C, Unless Otherwise Noted





















T_A = 25°C, Unless Otherwise Noted
















 $T_A = 25$ °C, Unless Otherwise Noted




Figure 14.





Figure 16.

Unity Gain Freq. and Phase Margin

 $V_S(V)$








Figure 15.



Unity Gain Frequency



Submit Documentation Feedback

Copyright © 2011, Texas Instruments Incorporated



 $T_A = 25$ °C, Unless Otherwise Noted





Figure 20.



-PSRR vs.
Frequency

120

100

V_S = 30V

V_S = 5V

V_S = 2.7V

40

20

10 100 1K 10K 100K 1M

f (Hz)

Figure 24.





Figure 21.





Output Voltage vs. Output Sourcing Current $V_S = 2.7V$ $V_S = 2.7V$

Figure 25.



T_A = 25°C, Unless Otherwise Noted





Cap Load

70

60

100 mV_{PP} step

60

40

30

20

10p 100p 1000p 10n 100n 1μ 10μ

C_L (F)

Figure 30.

% Overshoot

Figure 27.




Figure 29.




Figure 31.

Submit Documentation Feedback



T_A = 25°C, Unless Otherwise Noted




Figure 32.





Figure 34.






Figure 33.







Figure 35.








 $T_A = 25$ °C, Unless Otherwise Noted
















Submit Documentation Feedback


Copyright © 2011, Texas Instruments Incorporated





T_A = 25°C, Unless Otherwise Noted














Copyright © 2011, Texas Instruments Incorporated

Submit Documentation Feedback



BLOCK DIAGRAM AND OPERATIONAL DESCRIPTION




Figure 50. Simplified Schematic Diagram



APPLICATION HINTS

A) Input Stage

As can be seen from the simplified schematic in Figure 50, the input stage consists of two distinct differential pairs (Q1-Q2 and Q3-Q4) in order to accommodate the full Rail-to-Rail input common mode voltage range. The voltage drop across R5, R6, R7, and R8 is kept to less than 200mV in order to allow the input to exceed the supply rails. Q13 acts as a switch to steer current away from Q3-Q4 and into Q1-Q2, as the input increases beyond 1.4V of V⁺. This in turn shifts the signal path from the bottom stage differential pair to the top one and causes a subsequent increase in the supply current.

In transitioning from one stage to another, certain input stage parameters (V_{OS} , I_b , I_{OS} , e_n , and i_n) are determined based on which differential pair is "on" at the time. Input Bias current, I_B , will change in value and polarity as the input crosses the transition region. In addition, parameters such as PSRR and CMRR which involve the input offset voltage will also be effected by changes in V_{CM} across the differential pair transition region.

The input stage is protected with the combination of R9-R10 and D1, D2, D3, and D4 against differential input over-voltages. This fault condition could otherwise harm the differential pairs or cause offset voltage shift in case of prolonged over voltage. As shown in Figure 51, if this voltage reaches approximately $\pm 1.4 \text{V}$ at 25°C, the diodes turn on and current flow is limited by the internal series resistors (R9 and R10). The Absolute Maximum Rating of $\pm 10 \text{V}$ differential on V_{IN} still needs to be observed. With temperature variation, the point were the diodes turn on will change at the rate of 5mV/°C.




Figure 51. Input Stage Current vs. Differential Input Voltage

B) Output Stage

The output stage Figure 50 is comprised of complementary NPN and PNP common-emitter stages to permit voltage swing to within a $V_{CE(SAT)}$ of either supply rail. Q9 supplies the sourcing and Q10 supplies the sinking current load. Output current limiting is achieved by limiting the V_{CE} of Q9 and Q10; using this approach to current limiting, alleviates the draw back to the conventional scheme which requires one V_{BE} reduction in output swing.

The frequency compensation circuit includes Miller capacitors from collector to base of each output transistor (see Figure 50, C_{comp9} and C_{comp10}). At light capacitive loads, the high frequency gain of the output transistors is high, and the Miller effect increases the effective value of the capacitors thereby stabilizing the Op Amp. Large capacitive loads greatly decrease the high frequency gain of the output transistors thus lowering the effective internal Miller capacitance - the internal pole frequency increases at the same time a low frequency pole is created at the Op Amp output due to the large load capacitor. In this fashion, the internal dominant pole compensation, which works by reducing the loop gain to less than 0dB when the phase shift around the feedback loop is more than 180°, varies with the amount of capacitive load and becomes less dominant when the load capacitor has increased enough. Hence the Op Amp is very stable even at high values of load capacitance resulting in the uncharacteristic feature of stability under all capacitive loads.



DRIVING CAPACITIVE LOADS

The SM73301 is specifically designed to drive unlimited capacitive loads without oscillations (See Settling Time and Percent Overshoot vs. Cap Load plots in the Typical Performance Characteristics section). In addition, the output current handling capability of the device allows for good slewing characteristics even with large capacitive loads (see Slew Rate vs. Cap Load plots). The combination of these features is ideal for applications such as TFT flat panel buffers, A/D converter input amplifiers, etc.

However, as in most Op Amps, addition of a series isolation resistor between the Op Amp and the capacitive load improves the settling and overshoot performance.

Output current drive is an important parameter when driving capacitive loads. This parameter will determine how fast the output voltage can change. Referring to the Slew Rate vs. Cap Load Plots (See Typical Performance Characteristics), two distinct regions can be identified. Below about 10,000pF, the output Slew Rate is solely determined by the Op Amp's compensation capacitor value and available current into that capacitor. Beyond 10nF, the Slew Rate is determined by the Op Amp's available output current. Note that because of the lower output sourcing current compared to the sinking one, the Slew Rate limit under heavy capacitive loading is determined by the positive transitions. An estimate of positive and negative slew rates for loads larger than 100nF can be made by dividing the short circuit current value by the capacitor.

For the SM73301, the available output current increases with the input overdrive. Referring to Figure 52 and Figure 53, Output Short Circuit Current vs. Input Overdrive, it can be seen that both sourcing and sinking short circuit current increase as input overdrive increases. In a closed loop amplifier configuration, during transient conditions while the fed back output has not quite caught up with the input, there will be an overdrive imposed on the input allowing more output current than would normally be available under steady state condition. Because of this feature, the Op Amp's output stage quiescent current can be kept to a minimum, thereby reducing power consumption, while enabling the device to deliver large output current when the need arises (such as during transients).




Figure 52. Output Short Circuit Sourcing Current vs. Input Overdrive




Figure 53. Output Short Circuit Sinking Current vs. Input Overdrive



Figure 54 shows the output voltage, output current, and the resulting input overdrive with the device set for $A_V = +1$ and the input tied to a $1V_{PP}$ step function driving a 47nF capacitor. As can be seen, during the output transition, the input overdrive reaches 1V peak and is more than enough to cause the output current to increase to its maximum value (see Figure 52 and Figure 53 plots). Note that because of the larger output sinking current compared to the sourcing one, the output negative transition is faster than the positive one.




Figure 54. Buffer Amplifier scope photo

ESTIMATING THE OUTPUT VOLTAGE SWING

It is important to keep in mind that the steady state output current will be less than the current available when there is an input overdrive present. For steady state conditions, the Output Voltage vs. Output Current plot (See Typical Performance Characteristics) can be used to predict the output swing. Figure 55 and Figure 56 show this performance along with several load lines corresponding to loads tied between the output and ground. In each cases, the intersection of the device plot at the appropriate temperature with the load line would be the typical output swing possible for that load. For example, a $1K\Omega$ load can accommodate an output swing to within 250mV of V^- and to 330mV of V^+ ($V_S = \pm 15V$) corresponding to a typical $29.3V_{PP}$ unclipped swing.




Figure 55. Output Sourcing Characteristics with Load Lines




Figure 56. Output Sinking Characteristics with Load Lines



TFT APPLICATIONS

Figure 57 below, shows a typical application where the SM73301 is used as a buffer amplifier for the V_{COM} signal employed in a TFT LCD flat panel:




Figure 57. V_{COM} Driver Application Schematic

Figure 58 shows the time domain response of the amplifier when used as a V_{COM} buffer/driver with V_{REF} at ground. In this application, the Op Amp loop will try and maintain its output voltage based on the voltage on its non-inverting input (V_{REF}) despite the current injected into the TFT simulated load. As long as this load current is within the range tolerable by the SM73301 (45mA sourcing and 65mA sinking for ±5V supplies), the output will settle to its final value within less than $2\mu s$.




Figure 58. V_{COM} driver performance scope photo

OUTPUT SHORT CIRCUIT CURRENT AND DISSIPATION ISSUES

The SM73301 output stage is designed for maximum output current capability. Even though momentary output shorts to ground and either supply can be tolerated at all operating voltages, longer lasting short conditions can cause the junction temperature to rise beyond the absolute maximum rating of the device, especially at higher supply voltage conditions. Below supply voltage of 6V, output short circuit condition can be tolerated indefinitely.

With the Op Amp tied to a load, the device power dissipation consists of the quiescent power due to the supply current flow into the device, in addition to power dissipation due to the load current. The load portion of the power itself could include an average value (due to a DC load current) and an AC component. DC load current would flow if there is an output voltage offset, or the output AC average current is non-zero, or if the Op Amp operates in a single supply application where the output is maintained somewhere in the range of linear operation. Therefore:



www.ti.com

$P_{TOTAL} = P_{Q} + P_{DC} + P_{AC}$	
$P_Q = I_S \cdot V_S$	Op Amp Quiescent Power Dissipation
$P_{DC} = I_{O} \cdot (V_{R} - V_{O})$	DC Load Power
P _{AC} = See Table 1 below	AC Load Power

where:

Is: Supply Current

V_S: Total Supply Voltage (V⁺ - V⁻)

Io: Average load current

V_O: Average Output Voltage

V_R: V⁺ for sourcing and V⁻ for sinking current

Table 1 below shows the maximum AC component of the load power dissipated by the Op Amp for standard Sinusoidal, Triangular, and Square Waveforms:

Table 1. Normalized AC Power Dissipated in the Output Stage for Standard Waveforms

P _{AC} (W.Ω/V ²)				
Sinusoidal	Triangular	Square		
50.7 x 10 ⁻³	46.9 x 10 ⁻³	62.5 x 10 ⁻³		

The table entries are normalized to V_S^2/R_L . To figure out the AC load current component of power dissipation, simply multiply the table entry corresponding to the output waveform by the factor V_S^2/R_L . For example, with ±15V supplies, a 600 Ω load, and triangular waveform power dissipation in the output stage is calculated as:

 $P_{AC} = (46.9 \times 10^{-3}) \cdot [30^2/600] = 70.4 \text{mW}$

Other Application Hints

The use of supply decoupling is mandatory in most applications. As with most relatively high speed/high output current Op Amps, best results are achieved when each supply line is decoupled with two capacitors; a small value ceramic capacitor ($\sim 0.01 \mu F$) placed very close to the supply lead in addition to a large value Tantalum or Aluminum (> $4.7 \mu F$). The large capacitor can be shared by more than one device if necessary. The small ceramic capacitor maintains low supply impedance at high frequencies while the large capacitor will act as the charge "bucket" for fast load current spikes at the Op Amp output. The combination of these capacitors will provide supply decoupling and will help keep the Op Amp oscillation free under any load.

SM73301 ADVANTAGES

Compared to other Rail-to-Rail Input/Output devices, the SM73301 offers several advantages such as:

- Improved cross over distortion.
- Nearly constant supply current throughout the output voltage swing range and close to either rail.
- Consistent stability performance for all input/output voltage and current conditions.
- Nearly constant Unity gain frequency (f_u) and Phase Margin (Phi_m) for all operating supplies and load conditions.
- No output phase reversal under input overload condition.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>