



Sample &

Buy







SN54AC00-SP

SCHS367B-OCTOBER 2008-REVISED FEBRUARY 2015

SN54AC00-SP Radiation Hardened Quad 2 Input NAND Gate

1 Features

- 5962R87549:
 - _ Radiation Hardness Assurance (RHA) up to TID 100 krad (Si)
 - SEL/SEU Immune to 86 MeV _
- 5962-87549:
 - Total Ionizing Dose 50 krad (Si)
- 2-V to 6-V V_{CC} Operation •
- Inputs Accept Voltages to 6 V
- Max t_{pd} of 7 ns at 5 V ٠

2 Applications

- Satellite Payloads •
- Satellite Power on Reset Logic
- RHA Known Good Die (KGD) Offering for Space • Hybrids

Pin Functions (Each Gate)

INP	OUTPUT	
Α	В	Y
Н	Н	L
L	Х	Н

Logic Diagram (Positive Logic)



3 Description

The SN54AC00 device contains four independent 2input NAND gates. Each gate performs the Boolean function of $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

Device Information⁽¹⁾

PART NUMBER	ART NUMBER PACKAGE BODY SIZE (N							
	CDIP (14)	5.97 mm × 9.21 mm						
SN54AC00-SP	CFP (14)	6.67 mm × 19.56 mm						
	KGD (0)	Not applicable						

(1) For all available packages, see the orderable addendum at the end of the data sheet.

J OR W PACKAGE (TOP VIEW)						
1A [1B [1Y [2A [2B [2Y [1 2 3 4 5 6	υ	14 13 12 11 10 9	V _{CC} 4B 4A 4Y 3B 3A		
GND [7		8] 3Y		

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Texas Instruments

www.ti.com

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Bare	Die Information 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	Recommended Operating Conditions 4
	6.3	Thermal Information 4
	6.4	Electrical Characteristics 5

	6.5	Switching Characteristics, V _{CC} = 3.3 V	6
	6.6	Switching Characteristics, V _{CC} = 5 V	6
	6.7	Operating Characteristics	6
7	Para	ameter Measurement Information	6
8	Dev	ice and Documentation Support	7
	8.1	Trademarks	7
	8.2	Electrostatic Discharge Caution	7
	8.3	Glossary	7
9		hanical, Packaging, and Orderable rmation	7

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (December 2013) to Revision B	Page
Added KGD package information	1
• Added Device and Documentation Support section and Mechanical, Packaging, and Orderable Information section	า 1
Added Bare Die Information, image, and Bond Pad Coordinates in Microns	3
 Added parameter information for KGD to Switching Characteristics, V_{CC} = 3.3 V and Switching Characteristics, V_C = 5 V 	-
Changes from Original (October 2008) to Revision A	Page

•	Changed Features bullets	1
•	Deleted Ordering Information table	1



5 Bare Die Information



Bond Pad Coordinates in Microns

DECODURTION				X	× • • • • •
DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX
1A	1	96.3	510.5	201.3	615.5
1B	2	95	94	200	199
1Y	3	508	94	613	199
2A	4	1149	94	1254	199
2B	5	1562	94	1667	199
2Y	6	1841.5	145.5	1946.5	250.5
GND	7	1841.5	445.5	1946.5	550.5
3Y	8	1841	783	1946	888
3A	9	1750.5	991	1855.5	1096
3B	10	1176.5	991	1281.5	1096
4Y	11	921	991	1026	1096
4A	12	736	991	841	1096
4B	13	95	991	200	1096
VCC	14	102.5	692	207.5	797

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			М	N	MAX	UNIT
V _{CC}	Supply voltage		-0	.5	7	V
VI	Input voltage ⁽²⁾		-C	.5	V _{CC} + 0.5	V
Vo	Output voltage ⁽²⁾		-0	.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	$V_{I} < 0 \text{ or } V_{I} > V_{CC}$			±20	mA
I _{OK}	Output clamp current	$V_{O} < 0 \text{ or } V_{O} > V_{CC}$			±20	mA
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}			±50	mA
	Continuous current through	/ _{CC} or GND			±200	mA
TJ	Junction temperature				150	°C
T _{stg}	Storage temperature		-6	5	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 Recommended Operating Conditions

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	6	V	
		$V_{CC} = 3 V$	2.1			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15		V	
		$V_{CC} = 5.5 V$	3.85			
		$V_{CC} = 3 V$		0.9	0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$		1.35	V	
		$V_{CC} = 5.5 V$		1.65		
VI	Input voltage		0	V _{CC}	V	
Vo	Output voltage		0	V_{CC}	V	
		$V_{CC} = 3 V$		12		
I _{OH}	High-level output current	$V_{CC} = 4.5 V$		24	mA	
		$V_{CC} = 5.5 V$		24		
		$V_{CC} = 3 V$		12		
I _{OL}	Low-level output current	$V_{CC} = 4.5 V$		24	mA	
		V _{CC} = 5.5 V		24		
Δt/Δv	Input transition rise or fall rate			8	ns/V	
T _A	Operating free-air temperature		-55	125	°C	

6.3 Thermal Information

		SN54A	C00-SP	
	THERMAL METRIC ⁽¹⁾⁽²⁾	J	w	UNIT
		14 PINS	14 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	83.1	125.4	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	26.6	30.85	
$R_{\theta JB}$	Junction-to-board thermal resistance	47.9	43.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	N/A	N/A	°C/VV
Ψјв	Junction-to-board characterization parameter	N/A	N/A	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
 The package thermal impedance is calculated in accordance with JESD 51-7 and Mil Std 883 method 1012.1 (see www.JEDEC.org).



6.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	T,	_A = 25°C			MAY	
PARAMETER		V _{cc}	MIN	TYP	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		
	I _{OH} = -50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
V _{OH}	$I_{OH} = -12 \text{ mA}$	3 V	2.56			2.4		V
	1 24 mA	4.5 V	3.86			3.7		
	$I_{OH} = -24 \text{ mA}$	5.5 V	4.86			4.7		
	$I_{OH} = -50 \text{ mA}^{(1)}$	5.5 V				3.85		
	Ι _{ΟL} = 50 μΑ	3 V			0.1		0.1	
		4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
V _{OL}	I _{OL} = 12 mA	3 V			0.36		0.5	V
	I _{OL} = 24 mA	4.5 V			0.36		0.5	
		5.5 V			0.36		0.5	
	I _{OL} = 50 mA ⁽¹⁾	5.5 V					1.65	
li .	$V_{I} = V_{CC} \text{ or } GND$	5.5 V			±0.1		±1	μA
I _{CC}	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			4		40	μA
Ci	$V_I = V_{CC} \text{ or } GND$	5 V		2.6				pF

(1) Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

SCHS367B-OCTOBER 2008-REVISED FEBRUARY 2015

6.5 Switching Characteristics, $V_{CC} = 3.3 V$

over recommended operating free-air temperature range, V_{CC} = 3.3 V ±0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			MIN	МАХ	UNIT
			MIN	TYP	MAX	WIIN	WAX	UNIT
t _{PLH}	A or B	Y	2	7	9.5	1	11	ns
t _{PHL}			1.5	5.5	8	1	9	
t _{PLH} (KGD only) ⁽¹⁾	A or B	Y	1	7	9.5	1	11	ns
t _{PHL} (KGD only) ⁽¹⁾			1	5.5	9.5	1	11	

(1) Specification limits for KGD are based on SMD 5962-8754903

6.6 Switching Characteristics, V_{cc} = 5 V

over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			MIN	MAX	
			MIN	ТҮР	MAX	MIN	MAX	UNIT
t _{PLH}	A or B	Y	1.5	6	8	1	8.5	ns
t _{PHL}			1.5	4.5	6.5	1	7	
t _{PLH} (KGD only) ⁽¹⁾		Y	1.5	6	8	1	8.5	ns
t _{PHL} (KGD only) ⁽¹⁾			1.5	4.5	8	1	8.5	

(1) Specification limits for KGD are based on SMD 5962-8754903

6.7 Operating Characteristics

 $V_{CC} = 5 V, T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_{L} = 50 \text{ pF}, f = 1 \text{ MHz}$	40	pF

7 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



8 Device and Documentation Support

8.1 Trademarks

All trademarks are the property of their respective owners.

8.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

8.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14



GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated